- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379054 > CY7C09579V (Cypress Semiconductor Corp.) 3.3V 32K x 36 FLEx36 Synchronous Dual-Port Static RAM(3.3V 32K x 36 同步雙端口靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號： | CY7C09579V |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V 32K x 36 FLEx36 Synchronous Dual-Port Static RAM(3.3V 32K x 36 同步雙端口靜態(tài) RAM) |
| 中文描述： | 3.3 32K的× 36 FLEx36同步雙端口靜態(tài)RAM（3.3 32K的× 36同步雙端口靜態(tài)RAM）的 |
| 文件頁數(shù)： | 5/30頁 |
| 文件大小： | 1059K |
| 代理商： | CY7C09579V |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
CY7C09569V
CY7C09579V
Document #: 38-06054 Rev. *B
Page 5 of 30
Selection Guide
CY7C09569V
CY7C09579V
-100
100
5
250
30
10
CY7C09569V
CY7C09579V
-83
83
6
240
25
10
CY7C09569V
CY7C09579V
67
8
230
25
10
Unit
MHz
ns
mA
mA
μ
A
f
MAX2
(Pipelined)
Max. Access Time (Clock to Data, Pipelined)
Typical Operating Current I
CC
Typical Standby Current for I
SB1
(Both Ports TTL Level)
Typical Standby Current for I
SB3
(Both Ports CMOS Level)
Pin Definitions
Left Port
A
0L
–A
13/14L
ADS
L
Right Port
A
0R
–A
13/14R
ADS
R
Description
Address Inputs (A
0
–A
13
for 16K, A
0
–A
14
for 32K devices).
Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to
assert the part using the externally supplied address on Address Pins. To load this address into
the Burst Address Counter both ADS and CNTEN have to be LOW. ADS is disabled if CNTRST
is asserted LOW
Chip Enable Input.
Clock Signal. This input can be free-running or strobed. Maximum clock input rate is f
MAX
.
Counter Enable Input. Asserting this signal LOW increments the burst address counter of its
respective port on each rising edge of CLK. CNTEN is disabled if CNTRST is asserted LOW.
Counter Reset Input. Asserting this signal LOW resets the burst address counter of its
respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
Data Bus Input/Output.
Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read
operations.
Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array.
For read operations, assert this pin HIGH.
Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW.
For pipelined mode operation, assert this pin HIGH.
Byte Select Inputs. Asserting these signals enable read and write operations to the corre-
sponding bytes of the memory array.
CE
L
CLK
L
CNTEN
L
CE
R
CLK
R
CNTEN
R
CNTRST
L
CNTRST
R
I/O
0L
–I/O
35L
OE
L
I/O
0R
–I/O
35R
OE
R
R/W
L
R/W
R
FT/PIPE
L
FT/PIPE
R
B
0L
–B
3L
BM, SIZE
Select Pins for Bus Matching. See Bus Matching for details.
BE
Big Endian Pin. See Bus Matching for details.
V
SS
V
DD
Ground Input.
Power Input.
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1018CV33-12VC | 128K x 8 Static RAM |
| CY7C1018CV33-15VC | 128K x 8 Static RAM |
| CY7C1018CV33-8VC | 128K x 8 Static RAM |
| CY7C1020CV33-10ZC | 32K x 16 Static RAM |
| CY7C1020-12ZC | 32K x 16 Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C09579V-100AC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C09579V-100AXC | 功能描述:靜態(tài)隨機存取存儲器 3.3V 32Kx36 COM SYNC DUAL PORT 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09579V-100BBC | 功能描述:靜態(tài)隨機存取存儲器 3.3V 32Kx36 COM SYNC DUAL PORT 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09579V-67AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 1.125M-Bit 32K x 36 20ns/8ns 144-Pin TQFP |
| CY7C09579V-83AC | 功能描述:IC SRAM 1MB SYNC 144-TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應商設備封裝:8-MFP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。