參數(shù)資料
型號: CY3930V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 75/86頁
文件大小: 1212K
代理商: CY3930V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 77 of 86
AB5
IO2
AB6
IO2
AB7
IO2
AB8
NC
IO2
AB9
NC
IO2
AB10
NC
IO2
AB11
GND
AB12
GND
AB13
IO3
AB14
IO3
AB15
IO3
AB16
NC
IO3
AB17
IO3
AB18
NC
IO3
AB19
NC
IO/VREF3
AB20
NC
IO3
AB21
GND
AB22
GND
Table 14. 484 FBGA Pin Table (continued)
Pin
CY39050
CY39100
CY39165
CY39200
Table 15. 676 FBGA Pin Table
Pin
CY39100
CY39165
CY39200
A1
GND
A2
NC
A3
NC
IO7
A4
NC
IO7
A5
NC
IO7
A6
NC
VCCIO7
A7
NC
IO7
A8
NC
IO7
A9
NC
IO7
A10
NC
A11
NC
VCCIO7
A12
NC
A13
GND
A14
GND
A15
NC
A16
NC
VCCIO6
A17
NC
A18
NC
IO6
A19
NC
IO6
A20
NC
IO6
A21
NC
VCCIO6
A22
NC
IO6
A23
NC
IO6
A24
NC
IO6
A25
NC
A26
GND
B1
NC
B2
GND
B3
NC
IO7
B4
NC
IO7
B5
NC
IO7
B6
NC
B7
NC
IO7
B8
NC
IO7
B9
NC
IO7
B10
NC
IO7
B11
NC
IO7
B12
NC
IO7
B13
GND
B14
GND
B15
NC
IO6
B16
NC
IO6
B17
NC
IO6
B18
NC
IO6
B19
NC
IO6
B20
NC
IO6
B21
NC
IO/VREF6
Table 15. 676 FBGA Pin Table (continued)
Pin
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY3950V484-125BBC CPLDs at FPGA Densities
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities