參數(shù)資料
型號(hào): CY3930V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 70/86頁(yè)
文件大?。?/td> 1212K
代理商: CY3930V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 72 of 86
M7[19]
IO1
M8[19]
IO1
M9
IO1
M10
GND
M11
GND
M12
GND
M13
GND
M14
IO4
M15[19]
IO4
M16[19]
IO4
M17[19]
IO4
M18
NC
IO5
M19
NC
IO5
M20
IO4
M21
IO4
M22
GND
N1
NC
IO1
N2
NC
IO1
N3
NC
IO1
N4
NC
IO1
N5
VCCPRG
N6
VCCIO1
N7
IO/VREF1
N8
NC
IO1
N9
NC
IO1
N10
GND
N11
GND
N12
GND
N13
GND
N14
NC
IO4
N15
IO4
N16
IO/VREF4
N17
VCCIO4
N18
VCCPRG
N19
NC
IO4
N20
NC
IO4
N21
NC
IO4
N22
NC
IO4
P1
NC
IO/VREF1
P2
NC
VCCIO1
P3
IO/VREF1
P4
NC
IO1
P5
VCC
P6
VCCIO1
Table 14. 484 FBGA Pin Table (continued)
Pin
CY39050
CY39100
CY39165
CY39200
相關(guān)PDF資料
PDF描述
CY3950V484-125BBC CPLDs at FPGA Densities
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities