參數(shù)資料
型號: CY3930V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 59/86頁
文件大?。?/td> 1212K
代理商: CY3930V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 62 of 86
E4
IO0
E5
IO7
E6
IO7
E7
IO7
E8[19]
IO7
E9[19]
IO6
E10
IO6
E11
IO6
E12
TMS
E13
IO5
E14
IO5
E15
IO5
E16
IO5
F1
IO0
F2
VCC
F3
VCCIO0
F4
IO/VREF0
F5
IO0
F6
IO7
F7
GCTL3
F8
GCLK3
F9
GCTL2
F10
GCLK2
F11
IO5
F12
IO5
F13
IO/VREF5
F14
VCCIO5
F15
VCCJTAG
F16
IO5
G1
IO0
G2
NC
VCC
G3
VCCIO0
G4
IO/VREF0
G5
IO0
G6
GCTL0
G7
GND
G8
GND
G9
GND
G10
GND
G11
GCTL1
G12
IO5
G13
IO/VREF5
G14
VCCIO5
G15
NC
VCC
Table 13. 256 FBGA Pin Table (continued)
Pin
CY39030
CY39050
CY39100
相關(guān)PDF資料
PDF描述
CY3950V484-125BBC CPLDs at FPGA Densities
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities