參數(shù)資料
型號(hào)： CY3930V484-125BBC
廠商： Cypress Semiconductor Corp.
英文描述： CPLDs at FPGA Densities
中文描述： CPLD器件在FPGA的密度
文件頁(yè)數(shù)： 35/86頁(yè)
文件大?。?/td> 1212K
代理商： CY3930V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 40 of 86
Note:
17. Refer to the data sheets at www.atmel.com for detailed architectural and timing information.
39K200
181
CY39200V208-181NTC
NT208
208-Lead Enhanced Quad Flat Pack
Commercial
CY39200V484-181BBC
BB484
484-Lead Fine Pitch Ball Grid Array
CY39200V388-181MGC
MG388
388-Lead Ball Grid Array
÷
CY39200V676-181MBC
MB676
676-Lead Fine Pitch Ball Grid Array
÷
125
CY39200V208-125NTC
NT208
208-Lead Enhanced Quad Flat Pack
Commercial
CY39200V484-125BBC
BB484
484-Lead Fine Pitch Ball Grid Array
CY39200V388-125MGC
MG388
388-Lead Ball Grid Array
÷
CY39200V676-125MBC
MB676
676-Lead Fine Pitch Ball Grid Array
÷
CY39200V208-125NTI
NT208
208-Lead Enhanced Quad Flat Pack
Industrial
CY39200V484-125BBI
BB484
484-Lead Fine Pitch Ball Grid Array
83
CY39200V208-83NTC
NT208
208-Lead Enhanced Quad Flat Pack
Commercial
CY39200V484-83BBC
BB484
484-Lead Fine Pitch Ball Grid Array
CY39200V388-83MGC
MG388
388-Lead Ball Grid Array
÷
CY39200V676-83MBC
MB676
676-Lead Fine Pitch Ball Grid Array
÷
CY39200V208-83NTI
NT208
208-Lead Enhanced Quad Flat Pack
Industrial
CY39200V484-83BBI
BB484
484-Lead Fine Pitch Ball Grid Array
Delta39K Part Numbers (Ordering Information) (continued)
Device
Speed
(MHz)
Ordering Code
Package
Name
Package Type
Self-Boot
Solution
Operating
Range
CPLD Boot EEPROM[17] Part Numbers (Ordering Information)
Device
Speed
(MHz)
Ordering Code
Package
Name
Package Type
Operating
Range
2 Mbit
15
AT17LV002-10JC
20J
20-Lead Plastic Leaded Chip Carrier
Commercial
10
AT17LV002-10JC
20J
20-Lead Plastic Leaded Chip Carrier
Industrial
1 Mbit
15
AT17LV010-10JC
20J
20-Lead Plastic Leaded Chip Carrier
Commercial
10
AT17LV010-10JI
20J
20-Lead Plastic Leaded Chip Carrier
Industrial
512 Kbit
15
AT17LV512-10JC
20J
20-Lead Plastic Leaded Chip Carrier
Commercial
10
AT17LV512-10JI
20J
20-Lead Plastic Leaded Chip Carrier
Industrial
Recommended ATMEL CPLD Boot EEPROM for corresponding Delta39K CPLDs
CPLD Device
Recommended boot EEPROM
39K30
AT17LV512
39K50
AT17LV512
39K100
AT17LV010
39K165
AT17LV002
39K200
AT17LV002
相關(guān)PDF資料
PDF描述
CY3950V484-125BBC CPLDs at FPGA Densities
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*