參數(shù)資料
型號(hào): CY3930V484-125BBC
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 61/86頁(yè)
文件大?。?/td> 1212K
代理商: CY3930V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 64 of 86
K12
IO4
K13
IO/VREF4
K14
VCCIO4
K15
VCCPRG
K16
IO4
L1
IO1
L2
NC
VCC
L3
VCCIO1
L4
IO/VREF1
L5
VCCCNFG
L6
Config_Done
L7
IO2
L8[19]
IO2
L9[19]
IO3
L10
IO3
L11
IO3
L12
IO4
L13
IO/VREF4
L14
VCCIO4
L15
VCC
L16
IO4
M1
IO1
M2
IO1
M3
IO1
M4
Data
M5
Reconfig
M6
IO2
M7
IO2
M8[19]
IO2
M9[19]
IO3
M10
IO3
M11
IO3
M12
IO3
M13
IO4
M14
IO4
M15
IO4
M16
IO4
N1
IO/VREF1
N2
IO1
N3
IO1
N4
GND
N5
MSEL
N6
IO/VREF2
N7
IO/VREF2
Table 13. 256 FBGA Pin Table (continued)
Pin
CY39030
CY39050
CY39100
相關(guān)PDF資料
PDF描述
CY3950V484-125BBC CPLDs at FPGA Densities
CY54FCT540CTDMB FCT SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP20
CY54FCT543CTDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATDMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
CY54FCT543ATLMB FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3930V484-125BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125BGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3930V484-125MBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities