參數(shù)資料
型號: CY2DP3120
英文描述: Clocks and Buffers
中文描述: 時鐘和緩沖器
文件頁數(shù): 8/11頁
文件大?。?/td> 92K
代理商: CY2DP3120
PRELIMINARY
FastEdge Series
CY2DP3120
Document #: 38-07514 Rev. *A
Page 8 of 11
Applications Information
Termination Examples
V P P /
V D IF
V O (P -P )
V O (P -P )
Q n
Q n+m
tsk(0)
Figure 7. Output to Output Skew
1.3 V
Zo = 50 ohm
1.3 V
5"
5"
C Y 2D P 3120
R
T
= 50 ohm
R
T
= 50 ohm
V C C = 3.3V
VEE = 0V
Figure 8. Standard LVPECL – PECL Output Termination
相關(guān)PDF資料
PDF描述
CY2LL8422 Clocks and Buffers
CY2LL843 Clocks and Buffers
CY2LL842 Clocks and Buffers
CY2PD817 Clocks and Buffers
CY2PP3115 Clocks and Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY2DP3120AI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:20 Differential Clock/Data Fanout Buffer
CY2DP3120AIT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:20 Differential Clock/Data Fanout Buffer
CY2DP3120AXI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:20 Differential Clock/Data Fanout Buffer
CY2DP3120AXIT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:20 Differential Clock/Data Fanout Buffer
CY2DP314 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Differential Clock/Data Fanout Buffer