- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379006 > CY28341ZC (CYPRESS SEMICONDUCTOR CORP) Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems PDF資料下載
參數(shù)資料
| 型號： | CY28341ZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| 中文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 6 X 14 MM, TSSOP2-56 |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 189K |
| 代理商： | CY28341ZC |
CY28341
Document #: 38-07367 Rev. *A
Page 5 of 21
Serial Control Registers
Byte 0: Frequency Select Register
Table 4. Byte Read and Byte Write Protocol
Byte Write Protocol
Description
Byte Read Protocol
Bit
1
2:8
9
10
11:18
Bit
1
2:8
9
10
11:18
Description
Start
Slave address
–
7 bits
Write
Acknowledge from slave
Command Code
–
8 bits
“
1xxxxxxx
”
stands for
byte operationbit[6:0] of the command code
represents the offset of the byte to be accessed
Acknowledge from slave
Repeat start
Slave address
–
7 bits
Read
Acknowledge from slave
Data byte from slave
–
8 bits
Not Acknowledge
Stop
Start
Slave address
–
7 bits
Write
Acknowledge from slave
Command Code
–
8 bits
“
1xxxxxxx
”
stands for
byte operationbit[6:0] of the command code
represents the offset of the byte to be accessed
Acknowledge from slave
Byte Count
–
8 bits
Acknowledge from slave
Stop
19
19
20
20:27
28
29
21:27
28
29
30:37
38
39
Bit
7
6
5
4
3
@Pup
0
H/W Setting
H/W Setting
H/W Setting
0
Pin#
Name
Reserved
FS2
FS1
FS0
Description
Reserved
For Selecting Frequencies see
Table 1
.
For Selecting Frequencies see
Table 1
.
For Selecting Frequencies see
Table 1
.
If this bit is programmed to
“
1,
”
it enables Write to bits (6:4,1) for
selecting the frequency via software (SMBus). If this bit is
programmed to a
“
0,
”
it enables only Read of bits (6:4,1), which
reflects the hardware setting of FS(0:3).
Only for reading the hardware setting of the SDRAM interface
mode, status of SELSDR_DDR# strapping.
For Selecting frequencies see
Table 1
.
Only for reading the hardware setting of the CPU interface mode,
status of SELP4_K7# strapping.
21
10
1
2
H/W Setting
11
SELSDR_DDR
1
0
H/W Setting
H/W Setting
20
7
FS3
SELP4_K7
Byte 1: CPU Clocks Register
Bit
7
6
5
4
3
@Pup
0
1
1
1
1
Pin#
Name
MODE
SSCG
SST1
SST0
Description
0 = Down Spread. 1 = Center Spread.
See
Table 9.
1 = Enable (default). 0 = Disable
Select spread bandwidth. See
Table 9
.
Select spread bandwidth. See
Table 9
.
1 = output enabled (running). 0 = output disabled asynchronously in a LOW
state.
1 = output enabled (running). 0 = output disable.
48,49
CPUCS_T, CPUCS_C
2
1
53,52
CPUT/CPUOD_T
CPUC/CPUOD_C
CPUT/C
1
1
53,52
In K7 mode, this bit is ignored.In P4 mode, 0 = when PD# asserted LOW,
CPUT stops in a HIGH state, CPUC stops in a LOW state. In P4 mode, 1 =
when PD# asserted LOW, CPUT and CPUC stop in High-Z.
Only For reading the hardware setting of the Pin11 MULT0 value.
0
1
11
MULT0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28341ZCT | Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28341OCT | Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28341OC | Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28346 | Clock Synthesizer with Differential CPU Outputs |
| CY28346OC | CONN BNC PLUG CRIMP RG-TFE-59,62 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28341ZC-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA⑩P4M/KT/KM400 DDR Systems |
| CY28341ZC-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA⑩P4M/KT/KM400 DDR Systems |
| CY28341ZC-3 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA⑩P4M/KT/KM400A DDR Systems |
| CY28341ZC-3T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA⑩P4M/KT/KM400A DDR Systems |
| CY28341ZCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。