- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378482 > CY28341-2 (Cypress Semiconductor Corp.) Universal Clock Chip for VIA P4M/KT/KM400 DDR Systems PDF資料下載
參數(shù)資料
| 型號： | CY28341-2 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Universal Clock Chip for VIA P4M/KT/KM400 DDR Systems |
| 中文描述： | 通用時鐘芯片的威盛P4M/KT/KM400的DDR系統(tǒng) |
| 文件頁數(shù)： | 11/19頁 |
| 文件大?。?/td> | 174K |
| 代理商： | CY28341-2 |
CY28341-2
Document #: 38-07471 Rev. *B
Page 11 of 19
Power-down Deassertion (P4 Mode)
The power-up latency needs to less than 3 mS.
AMD K7 processor SELP4_K7# = 0
Power-down Assertion (K7 Mode):
When the PD# signal is asserted low, all clocks are disabled
to a low level in an orderly fashion prior to removing power
from the part. When PD# is asserted (forced) low, the device
transitions to a shutdown (power down) mode and all power
supplies may then be removed. When PD# is sampled low by
two consecutive rising edges of CPU clock, then all affected
clocks are stopped in a low state as soon as possible. When
in power down (and before power is removed), all outputs are
synchronously stopped in a low state (see
Figure 3
below), all
PLL’s are shut off, and the crystal oscillator is disabled. When
the device is shutdown, the I
2
C function is also disabled.
PCI 33MHz
PW RDW N#
CPU 133MHz
CPU# 133MHz
AGP 66MHz
REF 14.318MHz
USB 48MHz
<1.5 msec
SDRAM 133MHz
DDRT 133MHz
DDRC 133MHz
Figure 3. Power-down Deassertion Timing Waveform (in P4 mode)
PCI 33MHz
PWRDWN#
REF 14.318MHz
USB 48MHz
SDRAM 133MHz
DDRT 133MHz
DDRC 133MHz
AGP 66MHz
CPUOD_C 133MHz
CPUCS_C 133MHz
CPUOD_T 133MHz
CPUCS_T 133MHz
Figure 4. Power-down Assertion Timing Waveform (in K7 mode)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY29962 | 2.5V/3.3V, 150-MHz Multi-Output Zero Delay Buffer |
| CY30 | Sensor interface for an inductive engine wheel speed single rotation sensor |
| CY37128V | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37256V | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY54FCT138CTDMB | 1-of-8 Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28341-2_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA⑩P4M/KT/KM400 DDR Systems |
| CY28341-3 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA⑩P4M/KT/KM400A DDR Systems |
| CY28341OC | 制造商:Rochester Electronics LLC 功能描述:FTG FOR VIA P4 CHIPSET - Bulk |
| CY28341OC-2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY28341OC-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA⑩P4M/KT/KM400 DDR Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。