- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170342 > CXK77P18L80AGB-4A 512K X 18 LATE-WRITE SRAM, 3.8 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | CXK77P18L80AGB-4A |
| 元件分類： | SRAM |
| 英文描述： | 512K X 18 LATE-WRITE SRAM, 3.8 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119 |
| 文件頁數(shù)： | 10/25頁 |
| 文件大?。?/td> | 269K |
| 代理商： | CXK77P18L80AGB-4A |
SONY
CXK77P36L80AGB / CXK77P18L80AGB
Preliminary
8Mb LW R-L, rev 1.1
18 / 25
May 22, 2002
Bypass Register (1 bit)
The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded
with a logic “0” when the BYPASS instruction has been loaded in the the Instruction Register and the TAP Controller is
in the “Capture-DR” state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the
Instruction Register and the TAP Controller is in the “Shift-DR” state.
Boundary Scan Register (70 bits for x36, 51 bits for x18)
The Boundary Scan Register is equal in length to the number of active signal connections to the SRAM (excluding the
TAP pins) plus a number of place holder locations reserved for density and/or functional upgrades. The Boundary Scan
Register is loaded with the contents of the SRAM’s I/O ring when the SAMPLE or SAMPLE-Z instruction has been load-
ed into the Instruction Register and the TAP Controller is in the “Capture-DR” state. It is inserted between TDI and TDO
when the SAMPLE or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in
the “Shift-DR” state.
The Boundary Scan Register contains the following bits:
For deterministic results, all signals composing the SRAM’s I/O ring must meet setup and hold times with respect to TCK
(same as TDI and TMS) when sampled.
K/K are connected to a differential input receiver that generates a single-ended input clock signal to the device. Therefore,
in order to capture specific values for these signals in the Boundary Scan Register, these signals must be at opposite logic
levels when sampled.
Place Holders are required for some NC pins to allow for future density and/or functional upgrades. They are connected
to VSS internally, regardless of pin connection externally.
The Boundary Scan Order Assignment table that follows depicts the order in which the bits from the table above are ar-
ranged in the Boundary Scan Register. In the notation, Bit 1 is the LSB bit of the register. When the Boundary Scan Reg-
ister is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.
256K x 36
512K x 18
DQ
36
DQ
18
SA
18
SA
19
K, K
2
K, K
2
SS, SW, SBWx
6
SS, SW, SBWx
4
G, ZZ
2
G, ZZ
2
M1, M2
2
M1, M2
2
ZQ
1
ZQ
1
Place Holder
3
Place Holder
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXO-199-148.5MHZ | CRYSTAL OSCILLATOR, SINE OUTPUT, 148.5 MHz |
| CXO63HT-7I-FREQ1-OUT23 | CRYSTAL OSCILLATOR, CLOCK, 16 MHz - 50 MHz, CMOS/TTL OUTPUT |
| CXO63HT-7I-FREQ2-OUT23 | CRYSTAL OSCILLATOR, CLOCK, 50 MHz - 70 MHz, CMOS/TTL OUTPUT |
| CXO63HT-5C-FREQ3-OUT23 | CRYSTAL OSCILLATOR, CLOCK, 70 MHz - 105.561 MHz, CMOS/TTL OUTPUT |
| CXO65HT-5C-FREQ2-OUT23 | CRYSTAL OSCILLATOR, CLOCK, 50 MHz - 70 MHz, CMOS/TTL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXK77P18R160GB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY-UHS Synch SRAMs＜/A＞＜/I＞ 16Meg Ultra-High-Speed Synchronous SRAM (1M x 18) (22 pages 233K Rev. 6/3/02) |
| CXK77P36E160GB | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:16Mb LW R-L HSTL High Speed Synchronous SRAMs (512K x 36 or 1M x 18) |
| CXK77P36E160GB-42AE | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:16Mb LW R-L HSTL High Speed Synchronous SRAMs (512K x 36 or 1M x 18) |
| CXK77P36E160GB-42BE | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:16Mb LW R-L HSTL High Speed Synchronous SRAMs (512K x 36 or 1M x 18) |
| CXK77P36E160GB-42E | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:16Mb LW R-L HSTL High Speed Synchronous SRAMs (512K x 36 or 1M x 18) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。