- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4069 > CS80C286-12 (Intersil)IC CPU 16BIT 5V 12.5MHZ 68-PLCC PDF資料下載
參數(shù)資料
| 型號： | CS80C286-12 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 6/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPU 16BIT 5V 12.5MHZ 68-PLCC |
| 標準包裝： | 126 |
| 處理器類型： | 80C286 16-位 |
| 速度： | 12.5MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 68-PLCC（24.23x24.23） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
14
Single Step Interrupt
The 80C286 has an internal interrupt that allows programs to
execute one instruction at a time. It is called the single step
interrupt and is controlled by the single step flag bit (TF) in the
flag word. Once this bit is set, an internal single step interrupt
will occur after the next instruction has been executed. The
interrupt clears the TF bit and uses an internally supplied vec-
tor of 1. The lRET instruction is used to set the TF bit and
transfer control to the next instruction to be single stepped.
Interrupt Priorities
When simultaneous interrupt requests occur, they are pro-
cessed in a fixed order as shown in Table 5. Interrupt pro-
cessing involves saving the flags, return address, and
setting CS:lP to point at the first instruction of the interrupt
handler. If another enabled interrupt should occur, it is pro-
cessed before the next instruction of the current interrupt
handler is executed. The last interrupt processed is therefore
the first one serviced.
Initialization and Processor Reset
Processor initialization or start up is accomplished by driving
the RESET input pin HIGH. RESET forces the 80C286 to
terminate all execution and local bus activity. No instruction
or bus activity will occur as long as RESET is active. After
RESET becomes inactive, and an internal processing inter-
val elapses, the 80C286 begins execution in real address
mode with the instruction at physical location FFFFF0(H).
RESET also sets some registers to predefined values as
shown in Table 6.
HOLD must not be active during the time from the leading
edge of the initial RESET to 34 CLKs after the trailing edge
of the initial RESET of an 80C286 system.
Machine Status Word Description
The machine status word (MSW) records when a task switch
takes place and controls the operating mode of the 80C286.
It is a 16-bit register of which the lower four bits are used.
One bit places the CPU into protected mode, while the other
three bits, as shown in Table 7, control the processor exten-
sion interface. After RESET, this register contains FFF0(H)
which places the 80C286 in 80C286 real address mode.
The LMSW and SMSW instructions can load and store the
MSW in real address mode. The recommended use of TS,
EM, and MP is shown in Table 8.
Halt
The HLT instruction stops program execution and prevents
the CPU from using the local bus until restarted. Either NMI,
INTR with IF = 1, or RESET will force the 80C286 out of halt.
If interrupted, the saved CS:IP will point to the next instruc-
tion after the HLT.
TABLE 5. INTERRUPT PROCESSING ORDER
ORDER
INTERRUPT
1
Instruction Exception
2
Single Step
3NMI
4
Processor Extension Segment Overrun
5INTR
6
INT Instruction
TABLE 6. 80C286 INITIAL REGISTER STATE AFTER RESET
Flag Word
0002(H)
Machine Status Word
FFF0(H)
Instruction Pointer
FFF0(H)
Code Segment
F000(H)
Data Segment
0000(H)
Extra Segment
0000(H)
Stack Segment
0000(H)
TABLE 7. MSW BIT FUNCTIONS
BIT
POSITION
NAME
FUNCTION
0
PE
Protected mode enable places the
80C286 into protected mode and cannot
be cleared except by RESET.
1
MP
Monitor processor extension allows WAIT
instructions to cause a processor exten-
sion not present exception (number 7).
2
EM
Emulate processor extension causes a
processor extension not present excep-
tion (number 7) on ESC instructions to al-
low emulating a processor extension.
3
TS
Task switched indicates the next instruc-
tion using a processor extension will
cause exception 7, allowing software to
test whether the current processor exten-
sion context belongs to the current task.
80C286
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IP80C88 | IC CPU 8/16BIT 5V 5MHZ 40-DIP |
| SPC5200CBV400B | IC MPU 32BIT 500MHZ 272PBGA |
| ABB85DHBR | CONN EDGECARD 170PS R/A .050 SLD |
| XF2M-2215-1A | CONN FPC 22POS 0.5MM PITCH SMD |
| MPC859TCVR100A | IC MPU POWERQUICC 100MHZ 357PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS80C286-1296 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-12X136 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-16 | 功能描述:微處理器 - MPU CPU 16BIT 5V CMOS 16 MHZ 68PLCC COM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| CS80C286-1696 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2 | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。