- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4069 > CS80C286-12 (Intersil)IC CPU 16BIT 5V 12.5MHZ 68-PLCC PDF資料下載
參數(shù)資料
| 型號： | CS80C286-12 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 11/60頁 |
| 文件大小： | 0K |
| 描述： | IC CPU 16BIT 5V 12.5MHZ 68-PLCC |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 處理器類型： | 80C286 16-位 |
| 速度： | 12.5MHz |
| 電壓： | 5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 68-PLCC（24.23x24.23） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
19
Data segments (S = 1, E = 0) may be either read-only or read-
write as controlled by the W bit of the access rights byte.
Read-only (W = 0) data segments may not be written into.
Data segments may grow in two directions, as determined by
the Expansion Direction (ED) bit: upwards (ED = 0) for data
segments, and downwards (ED = 1) for a segment containing
a stack. The limit field for a data segment descriptor is inter-
preted differently depending on the ED bit (see Table 10).
A code segment (S = 1, E = 1) may be execute-only or exe-
cute/read as determined by the Readable (R) bit. Code seg-
ments may never be written into and execute-only code
segments (R = 0) may not be read. A code segment may
also have an attribute called conforming (C). A conforming
code segment may be shared by programs that execute at
different privilege levels. The DPL of a conforming code seg-
ment defines the range of privilege levels at which the seg-
ment may be executed (refer to privilege discussion below).
The limit field identifies the last byte of a code segment.
System Segment Descriptors (S = 0, Type = 1-3)
In addition to code and data segment descriptors, the pro-
tected mode 80C286 defines System Segment Descriptors.
These descriptors define special system data segments
which contain a table of descriptors (Local Descriptor Table
Descriptor) or segments which contain the execution state of
a task (Task State Segment Descriptor).
Table 11 gives the formats for the special system data seg-
ment descriptors. The descriptors contain a 24-bit base
address of the segment and a 16-bit limit. The access byte
defines the type of descriptor, its state and privilege level.
The descriptor contents are valid and the segment is in
physical memory if P = 1. If P = 0, the segment is not valid.
The DPL field is only used in Task State Segment descrip-
tors and indicates the privilege level at which the descriptor
may be used (see Privilege). Since the Local Descriptor
Table descriptor may only be used by a special privileged
instruction, the DPL field is not used. Bit 4 of the access byte
is 0 to indicate that it is a system control descriptor. The type
field specifies the descriptor type as indicated in Table 11.
Gate Descriptors (S = 0, Type = 4-7)
Gates are used to control access to entry points within the
target code segment. The gate descriptors are call gates,
task gates, interrupt gates and trap gates. Gates provide a
level of indirection between the source and destination of the
control transfer. This indirection allows the CPU to automati-
cally perform protection checks and control entry point of the
destination. Call gates are used to change privilege levels
(see Privilege), task gates are used to perform a task switch,
and interrupt and trap gates are used to specify interrupt ser-
vice routines. The interrupt gate disables interrupts (resets
IF) while the trap gate does not.
Table 12 shows the format of the gate descriptors. The
descriptor contains a destination pointer that points to the
descriptor of the target segment and the entry point offset.
The destination selector in an interrupt gate, trap gate, and
call gate must refer to a code segment descriptor. These gate
descriptors contain the entry point to prevent a program from
constructing and using an illegal entry point. Task gates may
only refer to a task state segment. Since task gates invoke a
task switch, the destination offset is not used in the task gate.
Exception 13 is generated when the gate is used if a destina-
tion selector does not refer to the correct descriptor type. The
word count field is used in the call gate descriptor to indicate
the number of parameters (0-31 words) to be automatically
copied from the caller’s stack to the stack of the called routine
when a control transfer changes privilege levels. The word
count field is not used by any other gate descriptor.
The access byte format is the same for all descriptors. P = 1
indicates that the gate contents are valid. P = 0 indicates the
contents are not valid and causes exception 11 if refer-
enced. DPL is the descriptor privilege level and specifies
when this descriptor may be used by a task (refer to privilege
discussion below). Bit 4 must equal 0 to indicate a system
control descriptor. The type field specifies the descriptor type
as indicated in Table 12.
RESERVED
PDPL 0
TYPE
BASE 23 - 16
BASE 15 - 0
LIMIT 15 - 0
15
70 7
7
80
0
+6
+4
+2
0
+7
+5
+3
+1
MUST BE SET TO 0 FOR COMPATIBILITY WITH FUTURE UPGRADES
FIGURE 10. SYSTEM SEGMENT DESCRIPTOR
TABLE 11. SYSTEM SEGMENT DESCRIPTOR FORMAT FIELDS
NAME
VALUE
DESCRIPTION
TYPE
1
Available Task State Segment (TSS)
2
Local Descriptor Table
3
Busy Task State Segment (TSS)
P
0
Descriptor contents are not valid
1
Descriptor contents are valid
DPL
0-3
Descriptor Privilege Level
BASE
24-Bit
Number
Base Address of special system data
segment in real memory
LIMIT
16-Bit
Number
Offset of last byte in segment
80C286
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IP80C88 | IC CPU 8/16BIT 5V 5MHZ 40-DIP |
| SPC5200CBV400B | IC MPU 32BIT 500MHZ 272PBGA |
| ABB85DHBR | CONN EDGECARD 170PS R/A .050 SLD |
| XF2M-2215-1A | CONN FPC 22POS 0.5MM PITCH SMD |
| MPC859TCVR100A | IC MPU POWERQUICC 100MHZ 357PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS80C286-1296 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-12X136 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-16 | 功能描述:微處理器 - MPU CPU 16BIT 5V CMOS 16 MHZ 68PLCC COM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| CS80C286-1696 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS80C286-2 | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。