參數(shù)資料
型號: CS80C286-12
廠商: Intersil
文件頁數(shù): 15/60頁
文件大?。?/td> 0K
描述: IC CPU 16BIT 5V 12.5MHZ 68-PLCC
標準包裝: 126
處理器類型: 80C286 16-位
速度: 12.5MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 68-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 68-PLCC(24.23x24.23)
包裝: 管件
22
Task Privilege
A task always executes at one of the four privilege levels.
The task privilege level at any specific instant is called the
Current Privilege Level (CPL) and is defined by the lower
two bits of the CS register. CPL cannot change during exe-
cution in a single code segment. A task's CPL may only be
changed by control transfers through gate descriptors to a
new code segment (See Control Transfer). Tasks begin exe-
cuting at the CPL value specified by the code segment
selector within TSS when the task is initiated via a task
switch operation (See Figure 18). A task executing at Level 0
can access all data segments defined in the GDT and the
task's LDT and is considered the most trusted level. A task
executing a Level 3 has the most restricted access to data
and is considered the least trusted level.
Descriptor Privilege
Descriptor privilege is specified by the Descriptor Privilege
Level (DPL) field of the descriptor access byte. DPL specifies
the least trusted task privilege level (CPL) at which a task may
access the descriptor. Descriptors with DPL = 0 are the most
protected. Only tasks executing at privilege level 0 (CPL = 0)
may access them. Descriptors with DPL = 3 are the least pro-
tected (i.e. have the least restricted access) since tasks can
access them when CPL = 0, 1, 2, or 3). This rule applies to all
descriptors, except LDT descriptors.
Selector Privilege
Selector privilege is specified by the Requested Privilege
Level (RPL) field in the least significant two bits of a selector.
Selector RPL may establish a less trusted privilege level
than the current privilege level for the use of a selector. This
level is called the task's effective privilege level (EPL). RPL
can only reduce the scope of a task's access to data with
this selector. A task's effective privilege is the numeric maxi-
mum of RPL and CPL. A selector with RPL = 0 imposes no
additional restriction on its use while a selector with RPL = 3
can only refer to segments at privilege Level 3 regardless of
the task's CPL. RPL is generally used to verify that pointer
parameters passed to a more trusted procedure are not
allowed to use data at a more privileged level than the caller
(refer to pointer testing instructions).
Descriptor Access and Privilege Validation
Determining the ability of a task to access a segment
involves the type of segment to be accessed, the instruction
used, the type of descriptor used and CPL, RPL, and DPL.
The two basic types of segment accesses are control trans-
fer (selectors loaded into CS) and data (selectors loaded into
DS, ES or SS).
Data Segment Access
Instructions that load selectors into DS and ES must refer to
a data segment descriptor or readable code segment
descriptor. The CPL of the task and the RPL of the selector
must be the same as or more privileged (numerically equal
to or lower than) than the descriptor DPL. In general, a task
can only access data segments at the same or less privi-
leged levels than the CPL or RPL (whichever is numerically
higher) to prevent a program from accessing data it cannot
be trusted to use.
An exception to the rule is a readable conforming code seg-
ment. This type of code segment can be read from any privi-
lege level.
If the privilege checks fail (e.g. DPL is numerically less than
the maximum of CPL and RPL) or an incorrect type of
descriptor is referenced (e.g. gate descriptor or execute only
code segment) exception 13 occurs. If the segment is not
present, exception 11 is generated.
Instructions that load selectors into SS must refer to data
segment descriptors for writable data segments. The
descriptor privilege (DPL) and RPL must equal CPL. All
other descriptor types or a privilege level violation will cause
exception 13. A not present fault causes exception 12.
TABLE 13. DESCRlPTOR TYPES USED FOR CONTROL TRANSFER
CONTROL TRANSFER TYPES
OPERATION TYPES
DESCRIPTOR
REFERENCED
DESCRIPTOR
TABLE
Intersegment within the same privilege levels
JMP, CALL, RET, lRET (Note 4) Code Segment
GDT/LDT
Intersegment to the same or higher privilege level interrupt
within task may change CPL
CALL
Call Gate
GDT/LDT
Interrupt Instruction, Exception
External Interrupt
Trap or Interrupt Gate lDT
Intersegment to a lower privilege level (changes task CPL) RET, IRET (Note 4)
Code Segment
GDT/LDT
Task Switch
CALL, JMP
Task State Segment
GDT
CALL, JMP
Task Gate
GDT/LDT
lRET (Note 5)
Interrupt Instruction, Exception
External Interrupt
Task Gate
IDT
NOTES:
4. NT (Nested Task bit of flag word) = 0
5. NT (Nested Task bit of flag word) = 1
80C286
相關(guān)PDF資料
PDF描述
IP80C88 IC CPU 8/16BIT 5V 5MHZ 40-DIP
SPC5200CBV400B IC MPU 32BIT 500MHZ 272PBGA
ABB85DHBR CONN EDGECARD 170PS R/A .050 SLD
XF2M-2215-1A CONN FPC 22POS 0.5MM PITCH SMD
MPC859TCVR100A IC MPU POWERQUICC 100MHZ 357PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS80C286-1296 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS80C286-12X136 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS80C286-16 功能描述:微處理器 - MPU CPU 16BIT 5V CMOS 16 MHZ 68PLCC COM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
CS80C286-1696 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS80C286-2 制造商:Harris Corporation 功能描述: