- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11590 > CP2201-GM (Silicon Laboratories Inc)IC ETH CTRLR SNGL-CHIP 28QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | CP2201-GM |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 33/108頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ETH CTRLR SNGL-CHIP 28QFN |
| 標(biāo)準(zhǔn)包裝： | 73 |
| 控制器類(lèi)型： | 以太網(wǎng)控制器，MAC/10Base-T |
| 接口： | 并行/串行 |
| 電源電壓： | 3.1 V ~ 3.6 V |
| 電流 - 電源： | 75mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 28-VFQFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 28-QFN（5x5） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 627 (CN2011-ZH PDF) |
| 配用： | 336-1326-ND - KIT REF DESIGN PWR OVER ETHERNET 336-1316-ND - KIT EVAL FOR CP2201 ETH CTRLR |
| 其它名稱(chēng)： | 336-1313 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)
CP2200/1
30
Rev. 1.0
8. Interrupt Sources
The CP2200/1 can alert the host processor when any of the 14 interrupt source events listed in Table 12 triggers
an interrupt. The CP2200/1 alerts the host by setting the appropriate flags in the interrupt status registers and
driving the INT pin low. The INT pin will remain asserted until all interrupt flags for enabled interrupts have been
cleared by the host. Interrupt flags are cleared by reading the self-clearing interrupt status registers, INT0 and
INT1. Interrupts can be disabled by clearing the corresponding bits in INT0EN and INT1EN.
If the host processor does not utilize the INT pin, it can periodically read the interrupt status registers to determine
if any interrupt-generating events have occurred. The INT0RD and INT1RD read-only registers provide a method
of checking for interrupts without clearing the interrupt status registers.
Table 12. Interrupt Source Events
Event
Description
Pending
Flag
Enable
Flag
End of Packet
The last byte of a packet has been read from the
receive buffer using the AutoRead interface.
INT0.7
INT0EN.7
Receive FIFO Empty
The last packet in the receive buffer has been unloaded
or discarded.
INT0.6
INT0EN.6
Self Initialization Complete
The device is ready for Reset Initialization. See “6.2.
INT0.5
INT0EN.5
Oscillator Initialization Complete The external oscillator has stabilized.
INT0.4
INT0EN.4
Flash Write/Erase Complete
A Flash write or erase operation has completed.
INT0.3
INT0EN.3
Packet Transmitted
The transmit interface has transmitted a packet.
INT0.2
INT0EN.2
Receive FIFO Full
The receive buffer is full or the maximum number of
packets has been exceeded. Decode the RXFIFOSTA
status register to determine the receive buffer status.
INT0.1
INT0EN.1
Packet Received
A packet has been added to the receive buffer.
INT0.0
INT0EN.0
“Wake-on-LAN” Wakeup Event
The device has been connected to a network.
INT1.5
INT1EN.5
Link Status Changed
The device has been connected or disconnected from
the network.
INT1.4
INT1EN.4
Jabber Detected
The transmit interface has detected and responded to a
jabber condition. See IEEE 802.3 for more information
about jabber conditions.
INT1.3
INT1EN.3
Auto-Negotiation Failed
An auto-negotiation attempt has failed. Software should
check for a valid link and re-try auto-negotiation.
INT1.2
INT1EN.2
Reserved
Auto-Negotiation Complete
An auto-negotiation attempt has completed. This inter-
rupt only indicates completion, and not success. Occa-
sionally, Auto-Negotiation attempts will not complete
and/or fail; therefore, a 3 to 4 second timeout should be
implemented. A successful auto-negotiation attempt is
one that completes without failure.
INT1.0
INT1EN.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC12C509A-04I/MF | IC MCU OTP 1KX12 8DFN |
| VNC2-64L1B-REEL | IC USB HOST/DEVICE CTRL 64-LQFP |
| PIC12CE518T-04/SN | IC MCU OTP 512X12 W/EE 8SOIC |
| GRM219R71E563KA01D | CAP CER 0.056UF 25V 10% X7R 0805 |
| PIC16LF723T-I/SO | IC PIC MCU FLASH 7KB 28-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CP2201-GMR | 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| CP-220-K | 制造商:PREMO 制造商全稱(chēng):PREMO CORPORATION S.L 功能描述:Coils and Chokes for general use |
| CP221 | 制造商:CENTRAL 制造商全稱(chēng):Central Semiconductor Corp 功能描述:Small Signal Transistor |
| CP-221 1 1/2"BL 100' | 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3m 系列:CP-221 零件狀態(tài):過(guò)期 類(lèi)型:套管，彈性 收縮率:2 至 1 長(zhǎng)度:100'（30.48m） 內(nèi)徑（出廠）:1.500"（38.1mm） 內(nèi)徑 - 恢復(fù)后:0.752"（19.1mm） 恢復(fù)后的壁厚:0.040"（1.02mm） 材料:聚烯烴（PO） 特性:自熄滅 顏色:黑 工作溫度:-55°C ~ 135°C 收縮溫度:121°C 標(biāo)準(zhǔn)包裝:1 |
| CP-221 1 1/2"BL 100' | 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 25' BLK |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。