參數(shù)資料
型號(hào)： BX805499030
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 64-BIT, 1600 MHz, MICROPROCESSOR, CPGA611
封裝： PGA-611
文件頁(yè)數(shù)： 89/108頁(yè)
文件大?。?/td> 2315K
代理商： BX805499030
Dual-Core Intel Itanium Processor 9000 Series Datasheet
81
System Management Feature Specifications
6.1.3
SMBus Device Addressing
Of the addresses broadcast across the SMBus, the memory components claim those of
the form “1010XXYZb”. The “XX” and “Y” bits are used to enable the devices on the
processor at adjacent addresses. The Y bit is hard-wired on the processor to GND (‘0’)
for the Scratch EEPROM and pulled to 3.3V (‘1’) for the processor information ROM. The
“XX” bits are defined by the processor socket via the SMA0 and SMA1 pins on the
processor connector. These address pins have a weak pull-down (10 kΩ) to ensure that
the memory components are in a known state in systems which do not support the
SMBus, or only support a partial implementation. The “Z” bit is the read/write bit for
the serial bus transaction.
The thermal sensing device internally decodes 1 of 3 upper address patterns from the
bus of the form “0011XXXZb”, “1001XXXZb” or “0101XXXZb”. The device’s addressing,
as implemented, uses SMA2 and SMA1 and includes a Hi-Z state for the SMA2 address
pin. Therefore, the thermal sensing device supports six unique resulting addresses. To
set the Hi-Z state for SMA2, the pin must be left floating. The system should drive
SMA1 and SMA0, and will be pulled low (if not driven) by the 10 kΩ pull-down resistor
on the processor substrate. Attempting to drive either of these signals to a Hi-Z state
would cause ambiguity in the memory device address decode, possibly resulting in the
devices not responding, thus timing out or hanging the SMBus. As before, the “Z” bit is
the read/write bit for the serial bus transaction.
Figure 6-1 shows a logical diagram of the pin connections. Table 6-2 and Table 6-3
describe the address pin connections and how they affect the addressing of the
devices.
Note:
Addresses of the form “0000XXXXb” are Reserved and should not be generated by an
SMBus master. Also, system management software must be aware of the processor
select in the address for the thermal sensing device.
Table 6-2.
Thermal Sensing Device SMBus Addressing on the Dual-Core Intel Itanium
2 Processor 9000 Series
Address (Hex)
Upper Address1
Notes:
1. Upper address bits are decoded in conjunction with the select pins.
Processor Select
8-Bit Address Word on Serial Bus
SMA2
SMA1
b[7:0]
3Xh
0011
0
0011000Xb
0011
0
1
0011010Xb
5Xh
0101
Z2
2. A tri-state or “Z” state on this pin is achieved by leaving this pin unconnected.
0
0101001Xb
0101
Zb
1
0101011Xb
9Xh
1001
1
0
1001100Xb
1001
1
1001110Xb
相關(guān)PDF資料
PDF描述
BX805499040 64-BIT, 1600 MHz, MICROPROCESSOR, CPGA611
BXA10-12D15-S 2-OUTPUT DC-DC REG PWR SUPPLY MODULE
BXA200-48S12 1-OUTPUT 200 W DC-DC REG PWR SUPPLY MODULE
BXA40-48S15 1-OUTPUT 40 W DC-DC REG PWR SUPPLY MODULE
BXB100-48S15FLTJ 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX805499040 制造商:Intel 功能描述:DUAL-CORE ITANIUM 1.60 GHZ - Boxed Product (Development Kits)
BX805499050 制造商:Intel 功能描述:ITANIUM PROCESSOR 1.6 GHZ - Boxed Product (Development Kits)
BX80551KG2800HUS L8MA 制造商:Intel 功能描述:BOXED INTEL XEON PROCESSOR 2.80 GHZ, 4M CACHE, 800 MHZ FSB, PASSIVE, FC-MPGA
BX80551PE2666FNS L8ZH 制造商:Intel 功能描述:MPU PENTIUM D 90NM 2.66GHZ 775PIN FCLGA4 - Boxed Product (Development Kits)
BX80552352 S L96P 制造商:Intel 功能描述:MPU Celeron 制造商:Intel 功能描述:MPU Celeron? D Processor 352 65nm 3.2GHz 775-Pin FCLGA4
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*