參數(shù)資料
型號: BX805499030
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 64-BIT, 1600 MHz, MICROPROCESSOR, CPGA611
封裝: PGA-611
文件頁數(shù): 13/108頁
文件大?。?/td> 2315K
代理商: BX805499030
12
Dual-Core Intel Itanium Processor 9000 Series Datasheet
Introduction
1.3
Mixing Processors of Different Frequencies and
Cache Sizes
All Dual-Core Intel Itanium 2 processor 9000 series on the same system bus are
required to have the same cache size (24MB, 18MB, 12MB, 8MB or 6MB) and identical
core frequency. Mixing components of different core frequencies and cache sizes is not
supported and has not been validated by Intel. Operating system support for
multiprocessing with mixed components should also be considered.
While Intel has done nothing to specifically prevent processors within a multiprocessor
environment from operating at differing frequencies and differing cache sizes, there
may be uncharacterized errata that exist in such configurations. Customers would be
fully responsible for validation of system configurations with mixed components other
than the supported configurations described above.
1.4
Terminology
In this document, “the processor” refers to the “Dual-Core Intel Itanium 2 processor
9000 series” processor, unless otherwise indicated.
A ‘#’ symbol after a signal name refers to an active low signal. This means that a signal
is in the active state (based on the name of the signal) when driven to a low level. For
example, when RESET# is low, a processor reset has been requested. When NMI is
high, a non-maskable interrupt has occurred. In the case of lines where the name does
not imply an active state but describes part of a binary sequence (such as address or
data), the ‘#’ symbol implies that the signal is inverted. For example, D[3:0] = ‘HLHL’
refers to a hex ‘A’, and D [3:0] # = ‘LHLH’ also refers to a hex ‘A’ (H = High logic level,
L = Low logic level).
The term “system bus” refers to the interface between the processor, system core logic
and other bus agents. The system bus is a multiprocessing interface to processors,
memory and I/O.
A signal name has all capitalized letters, for example, VCTERM.
A symbol referring to a voltage level, current level, or a time value carries a plain
subscript, for example, Vcore, or a capitalized abbreviated subscript, for example, TCO.
1.5
State of Data
The data contained in this document is subject to change. It is the best information
that Intel is able to provide at the publication date of this document.
相關PDF資料
PDF描述
BX805499040 64-BIT, 1600 MHz, MICROPROCESSOR, CPGA611
BXA10-12D15-S 2-OUTPUT DC-DC REG PWR SUPPLY MODULE
BXA200-48S12 1-OUTPUT 200 W DC-DC REG PWR SUPPLY MODULE
BXA40-48S15 1-OUTPUT 40 W DC-DC REG PWR SUPPLY MODULE
BXB100-48S15FLTJ 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
相關代理商/技術參數(shù)
參數(shù)描述
BX805499040 制造商:Intel 功能描述:DUAL-CORE ITANIUM 1.60 GHZ - Boxed Product (Development Kits)
BX805499050 制造商:Intel 功能描述:ITANIUM PROCESSOR 1.6 GHZ - Boxed Product (Development Kits)
BX80551KG2800HUS L8MA 制造商:Intel 功能描述:BOXED INTEL XEON PROCESSOR 2.80 GHZ, 4M CACHE, 800 MHZ FSB, PASSIVE, FC-MPGA
BX80551PE2666FNS L8ZH 制造商:Intel 功能描述:MPU PENTIUM D 90NM 2.66GHZ 775PIN FCLGA4 - Boxed Product (Development Kits)
BX80552352 S L96P 制造商:Intel 功能描述:MPU Celeron 制造商:Intel 功能描述:MPU Celeron? D Processor 352 65nm 3.2GHz 775-Pin FCLGA4