參數(shù)資料
型號： BX805499030
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 64-BIT, 1600 MHz, MICROPROCESSOR, CPGA611
封裝： PGA-611
文件頁數(shù)： 106/108頁
文件大?。?/td> 2315K
代理商： BX805499030
Dual-Core Intel Itanium Processor 9000 Series Datasheet
97
Signals Reference
A.1.24
DEN# (I/O)
The Defer Enable (DEN#) signal is driven on the bus on the second clock of the Request
Phase on the Ab[4]# pin. DEN# is asserted to indicate that the transaction can be
deferred by the responding agent.
A.1.25
DEP[15:0]# (I/O)
The Data Bus ECC Protection (DEP[15:0]#) signals provide optional ECC protection for
Data Bus (D[127:0]#). They are driven by the agent responsible for driving
D[127:0]#. During power-on configuration, bus agents can be enabled for either ECC
checking or no checking.
The ECC error correcting code can detect and correct single-bit errors and detect
double-bit or nibble errors.
A.1.26
DHIT# (I)
The Deferred Hit (DHIT#) signal is driven during the Deferred Phase by the deferring
agent. For read transactions on the bus DHIT# returns the final cache status that would
have been indicated on HIT# for a transaction which was not deferred. DID[9:0]# (I/
O)
DID[9:0]# are Deferred Identifier signals. The requesting agent transfers these signals
by using A[25:16]#. They are transferred on Ab[25:16]# during the second clock of
the Request Phase on all transactions, but Ab[20:16]# is only defined for deferrable
transactions (DEN# asserted). DID[9:0]# is also transferred on Aa[25:16]# during the
first clock of the Request Phase for Deferred Reply transactions.
The Deferred Identifier defines the token supplied by the requesting agent. DID[9]#
and DID[8:5]# carry the agent identifiers of the requesting agents (always valid) and
DID[4:0]# carry a transaction identifier associated with the request (valid only with
DEN# asserted). This configuration limits the bus specification to 32 logical bus agents
with each one of the bus agents capable of making up to 32 requests. Table A-7 shows
the DID encodings.
DID[9]# indicates the agent type. Symmetric agents use 0. Priority agents use 1.
DID[8:5]# indicates the agent ID. Symmetric agents use their arbitration ID.
DID[4:0]# indicates the transaction ID for an agent. The transaction ID must be
unique for all deferrable transactions issued by an agent which have not reported their
snoop results.
The Deferred Reply agent transmits the DID[9:0]# (Ab[25:16]#) signals received
during the original transaction on the Aa[25:16]# signals during the Deferred Reply
transaction. This process enables the original requesting agent to make an identifier
match with the original request that is awaiting completion.
Table A-7.
DID[9:0]# Encoding
DID[9]#
DID[8:5]#
DID[4:0]#
Agent Type
Agent ID[3:0]
Transaction ID[4:0]
相關(guān)PDF資料
PDF描述
BX805499040 64-BIT, 1600 MHz, MICROPROCESSOR, CPGA611
BXA10-12D15-S 2-OUTPUT DC-DC REG PWR SUPPLY MODULE
BXA200-48S12 1-OUTPUT 200 W DC-DC REG PWR SUPPLY MODULE
BXA40-48S15 1-OUTPUT 40 W DC-DC REG PWR SUPPLY MODULE
BXB100-48S15FLTJ 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX805499040 制造商:Intel 功能描述:DUAL-CORE ITANIUM 1.60 GHZ - Boxed Product (Development Kits)
BX805499050 制造商:Intel 功能描述:ITANIUM PROCESSOR 1.6 GHZ - Boxed Product (Development Kits)
BX80551KG2800HUS L8MA 制造商:Intel 功能描述:BOXED INTEL XEON PROCESSOR 2.80 GHZ, 4M CACHE, 800 MHZ FSB, PASSIVE, FC-MPGA
BX80551PE2666FNS L8ZH 制造商:Intel 功能描述:MPU PENTIUM D 90NM 2.66GHZ 775PIN FCLGA4 - Boxed Product (Development Kits)
BX80552352 S L96P 制造商:Intel 功能描述:MPU Celeron 制造商:Intel 功能描述:MPU Celeron? D Processor 352 65nm 3.2GHz 775-Pin FCLGA4
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*