
List of Figures
xiii
21850I/0—December 1999
AMD-K6
-2 Processor Data Sheet
Preliminary Information
Figure 75.
Figure 76.
Stop Grant and Stop Clock Modes, Part 2 . . . . . . . . . . . . . . . . 169
INIT-Initiated Transition from Protected Mode
to Real Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
Cache Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179
Cache Sector Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180
Write Handling Control Register (WHCR)
— Model 8/[7:0] . 187
Write Handling Control Register (WHCR)— Model 8/[F:8] . 188
Write Allocate Logic Mechanisms and Conditions. . . . . . . . .190
Page Flush/Invalidate Register (PFIR)—MSR C000_0088h . 195
UC/WC Cacheability Control Register (UWCCR)
—MSR C000_0085h (Model 8/[F:8]). . . . . . . . . . . . . . . . . . . . . 204
External Logic for Supporting Floating-Point Exceptions. . . 208
SMM Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213
TAP State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233
Debug Register DR7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
Debug Register DR6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 238
Debug Registers DR5 and DR4. . . . . . . . . . . . . . . . . . . . . . . . . 238
Debug Registers DR3, DR2, DR1, and DR0. . . . . . . . . . . . . . . 239
Clock Control State Transitions . . . . . . . . . . . . . . . . . . . . . . . . 248
Suggested Component Placement . . . . . . . . . . . . . . . . . . . . . . 250
K6STD Pulldown V/I Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . 265
K6STD Pullup V/I Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 265
CLK Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 269
Diagrams Key . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
Output Valid Delay Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
Maximum Float Delay Timing . . . . . . . . . . . . . . . . . . . . . . . . .282
Input Setup and Hold Timing . . . . . . . . . . . . . . . . . . . . . . . . . . 282
Figure 100. Reset and Configuration Timing . . . . . . . . . . . . . . . . . . . . . . . 283
Figure 101. TCK Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
Figure 102. TRST# Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
Figure 103. Test Signal Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
Figure 104. Thermal Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 287
Figure 105. Power Consumption versus Thermal Resistance . . . . . . . . . . 287
Figure 106. Processor Heat Dissipation Path . . . . . . . . . . . . . . . . . . . . . . . 289
Figure 107. Measuring Case Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . 290
Figure 108. Voltage Regulator Placement. . . . . . . . . . . . . . . . . . . . . . . . . . 290
Figure 109. Airflow for a Heatsink with Fan. . . . . . . . . . . . . . . . . . . . . . . . 291
Figure 110. Airflow Path in a Dual-Fan System . . . . . . . . . . . . . . . . . . . . . 292
Figure 111. Airflow Path in an ATX Form-Factor System . . . . . . . . . . . . . 292
Figure 77.
Figure 78.
Figure 79.
Figure 80.
Figure 81.
Figure 82.
Figure 83.
Figure 84.
Figure 85.
Figure 86.
Figure 87.
Figure 88.
Figure 89.
Figure 90.
Figure 91.
Figure 92.
Figure 93.
Figure 94.
Figure 95.
Figure 96.
Figure 97.
Figure 98.
Figure 99.