
xii
List of Figures
AMD-K6
-2 Processor Data Sheet
21850I/0—December 1999
Preliminary Information
Figure 37.
Figure 38.
Figure 39.
Figure 40.
Figure 41.
Figure 42.
Figure 43.
Figure 44.
Figure 45.
Figure 46.
Figure 47.
Figure 48.
Figure 49.
Figure 50.
Figure 51.
Figure 52.
Figure 53.
Figure 54.
Figure 55.
Memory Management Registers. . . . . . . . . . . . . . . . . . . . . . . . . 41
Task State Segment (TSS). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
4-Kbyte Paging Mechanism. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
4-Mbyte Paging Mechanism . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Page Directory Entry 4-Kbyte Page Table (PDE). . . . . . . . . . .45
Page Directory Entry 4-Mbyte Page Table (PDE) . . . . . . . . . . 45
Page Table Entry (PTE). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46
Application Segment Descriptor . . . . . . . . . . . . . . . . . . . . . . . . 47
System Segment Descriptor . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Gate Descriptor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Extended Feature Enable Register (EFER)—Model 8/[F:8]. . 51
Write Handling Control Register (WHCR)—Model 8/[F:8] . . 52
UC/WC Cacheability Control Register (UWCCR) . . . . . . . . . . 52
Processor State Observability Register (PSOR) . . . . . . . . . . . . 53
Page Flush/Invalidate Register (PFIR) . . . . . . . . . . . . . . . . . . . 53
Logic Symbol Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Waveform Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128
Bus State Machine Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
Non-Pipelined Single-Transfer Memory Read/Write
and Write Delayed by EWBE# . . . . . . . . . . . . . . . . . . . . . . . . .133
Misaligned Single-Transfer Memory Read and Write . . . . . . 135
Burst Reads and Pipelined Burst Reads . . . . . . . . . . . . . . . . . 137
Burst Writeback due to Cache-Line Replacement . . . . . . . . . 139
Basic I/O Read and Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Misaligned I/O Transfer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .141
Basic HOLD/HLDA Operation . . . . . . . . . . . . . . . . . . . . . . . . .143
HOLD-Initiated Inquire Hit to Shared or Exclusive Line . . . 145
HOLD-Initiated Inquire Hit to Modified Line. . . . . . . . . . . . . 147
AHOLD-Initiated Inquire Miss . . . . . . . . . . . . . . . . . . . . . . . . . 149
AHOLD-Initiated Inquire Hit to Shared or Exclusive Line. . 151
AHOLD-Initiated Inquire Hit to Modified Line . . . . . . . . . . . 153
AHOLD Restriction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
BOFF# Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
Basic Locked Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .159
Locked Operation with BOFF# Intervention. . . . . . . . . . . . . . 161
Interrupt Acknowledge Operation . . . . . . . . . . . . . . . . . . . . . . 163
Basic Special Bus Cycle (Halt Cycle) . . . . . . . . . . . . . . . . . . . .165
Shutdown Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166
Stop Grant and Stop Clock Modes, Part 1 . . . . . . . . . . . . . . . . 168
Figure 56.
Figure 57.
Figure 58.
Figure 59.
Figure 60.
Figure 61.
Figure 62.
Figure 63.
Figure 64.
Figure 65.
Figure 66.
Figure 67.
Figure 68.
Figure 69.
Figure 70.
Figure 71.
Figure 72.
Figure 73.
Figure 74.