- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940 (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 47/122頁(yè) |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
47
Am79C940
using the FIFO Direct mode, the MACE device will place
EOF
in a high impedance state.
RDTREQ
should be sampled on the falling edge of
SCLK. The assertion of RDTREQ is programmed by
RCVFW, and the de-assertion is modified dependent on
the state of the RCVBRST bit (both in the FIFO Configu-
ration Control register). See the section Receive FIFO
Read for additional details.
Write Access
Details of the write access timing are located in the AC
Waveforms section, Host System Interface, figures:
Two-Cycle Transmit FIFO/Register Write Timing and
Three-Cycle Transmit FIFO/Register Write Timing.
Write cycles are executed in a similar manner as the
read cycle previously described, but with the R/
W
input
low, and the host responsible to provide the data with
sufficient set up to the falling edge of SCLK after S2.
After a FIFO write,
TDTREQ
should be sampled on or
after the falling (EDSEL = HIGH) edge of SCLK after S3
of the FIFO write. The state of
TDTREQ
at this time will
reflect the state of the XMTFIFO.
After going active (low),
TDTREQ
will remain low for two
or more XMTFIFO writes.
The minimum high (inactive) time of
TDTREQ
is one
SCLK cycle. When
EOF
is written to the Transmit FIFO,
TDTREQ
will go inactive after one SCLK cycle, for a
minimum of one SCLK cycle.
Initialization
After power-up, RESET should be asserted for a mini-
mum of 15 SCLK cycles to set the MACE device into a
defined state. This will set all MACE registers to their de-
fault values. The receive and transmit functions will be
turned off. A typical sequence to initialize the MACE de-
vice could look like this:
Write the BIU Configuration Control (BIUCC) regis-
ter to change the Byte Swap mode to big endian or to
change the Transmit Start Point.
Write the FIFO Configuration Control (FIFOCC)
register to change the FIFO watermarks or to enable the
FIFO Burst Mode.
Write the Interrupt Mask Register (IMR) to disable
unwanted interrupt sources.
Write the PLS Configuration Control (PLSCC) reg-
ister to enable the active network port. If the GPSI inter-
face is used, the register must be written twice. The first
write access should only set PORTSEL[1–0] = 11. The
second access must write again PORTSEL[1–0] = 11
and additionally set ENPLSIO = 1. This sequence is re-
quired to avoid contention on the clock, data and/or car-
rier indication signals.
Write the PHY Configuration Control (PHYCC) reg-
ister to configure any non-default mode if the 10BASE-T
interface is used.
Program the Logical Address Filter (LADRF) regis-
ter or the Physical Address Register (PADR). The Inter-
nal Address Configuration (IAC) register must be
accessed first. Set the Address Change (ADDRCHG)
bit to request access to the internal address RAM. Poll
the bit until it is cleared by the MACE device indicating
that access to the internal address RAM is permitted. In
the case of an address RAM access after hardware or
software reset (ENRCV has not been set), the MACE
device will return ADDRCHG = 0 right away. Set the
LOGADDR bit in the IAC register to select writing to the
Logical Address Filter register. Set the PHYADDR bit in
the IAC register to select writing to the Physical Address
Register. Either bit can be set together with writing the
ADDRCHG bit. Initializing the Logical Address Filter
register requires 8 write cycles. Initializing the Physical
Address Register requires 6 write cycles.
Write the User Test Register (UTR) to set the MACE
device into any of the user diagnostic modes such as
loopback.
Write the MAC Configuration Control (MACCC) reg-
ister as the last step in the initialization sequence to en-
able the receiver and transmitter. Note that the system
must guarantee a delay of 1 ms after power-up before
enabling the receiver and transmitter to allow the MACE
phase lock loop to stabilize.
The Transmit Frame Control (XMTFC) and the
Receive Frame Control (RCVFC) registers can be pro-
grammed on a per packet basis.
Reinitialization
The SWRST bit in the BIU Configuration Control
(BIUCC) register can be set to reset the MACE device
into a defined state for reinitialization. The same se-
quence described in the initialization section can be
used. The 1 ms delay for the MACE phase lock loop sta-
bilization need not to be observed as it only applies to a
power–up situation.
TRANSMIT OPERATION
The transmit operation and features of the MACE device
are controlled by programmable options. These options
are programmed through the BIU, FIFO and MAC Con-
figuration Control registers.
Parameters controlled by the MAC Configuration Con-
trol register are generally programmed only once,
during initialization, and are therefore static during the
normal operation of the MACE device (see the Media
Access Control section for a detailed description). The
features controlled by the FIFO Configuration Control
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940_00 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940AVC | 制造商:AMD 功能描述:79C940 AMD'94 SMT N6E2A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。