- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C930VCW (ADVANCED MICRO DEVICES INC) PCnet-Mobile Single-Chip Wireless LAN Media Access Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C930VCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| 中文描述： | 2 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 28/161頁 |
| 文件大?。?/td> | 691K |
| 代理商： | AM79C930VCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
AMD
P R E L I M I N A R Y
28
Am79C930
IOR
I/O Read
The
IOR
signal is made active by the ISA host in order to
read data from the Am79C930 device’s I/O space.
Input
IOW
I/O Write
The
IOW
signal is made active by the ISA host in order to
write data to the Am79C930 device’s I/O space.
Input
MEMR
Memory Read
The
MEMR
signal is made active by the ISA host in
order to read data from the Am79C930 device’s
memory space.
Input
MEMW
Memory Write
The
MEMW
signal is made active by the ISA host in
order to write data to the Am79C930 device’s
memory space.
Input
IRQ[4,5,9–12]
Interrupt Request
IRQ[x] is asserted by the Am79C930 device to indicate
to the host that software service is required. IRQ[x] is
held at the inactive level when no interrupt is requested.
Only one of the six IRQ[x] lines may be selected for use
at any one time. IRQ[x] outputs may be programmed for
edge or level operation. Edge or level programming is
part of the ISA Plug and Play initialization procedure.
When edge programming has been selected, then the
selected IRQ[x] pin is drivento a HIGH level to indicate
an active interrupt request, and the selected IRQ[x] pin
is drivento a low level to indicate an inactive interrupt re-
quest. When level programming has been selected,
then the selected IRQ[x] pin is driven to a LOW level and
the selected IRQ pin is floatedto indicate an inactive
interrupt request (i.e., open drain operation). “Unused”
(i.e., unselected) IRQ[x] lines will be held in a
high impedance state, even when interrupt service
is requested.
Output
RESET
Reset
RESET is an active high input signal. When driven to a
HIGH level, RESET causes the Am79C930 device to
immediately place all ISA bus outputs into a high imped-
ance state. This pin also causes a RESET to be as-
serted to each of the Am79C930 core function units (i.e.,
ISA interface state machine, 80188, and Transceiver
Attachment Interface).
Input
RFRSH
Refresh
The
RFRSH
signal is made active by the ISA host to in-
dicate that the current bus cycle is a refresh operation.
Input
Memory Interface Pins
MA16–0
Memory Address Bus
Signals MA0 through MA16 are address-bus-output
lines which enable direct address of up to 128 Kbytes of
SRAM memory and 128 Kbytes of Flash memory in a
Am79C930-based application. The Am79C930 device
will drive these signals to Access memory locations
within the SRAM or the Flash memory.
Output
FCE
Flash Memory Chip Enable
FCE
is an active low chip enable output signal.
FCE
is
used to activate the Flash memory device’s control logic
and input buffers during accesses on the memory
interface bus.
Output
MD7–0
Memory Data Bus
Signals MD7 through MD0 are the bidirectional data bus
for the SRAM and the Flash memory. The most signifi-
cant bit is MD7.
Input/Output
MOE
Memory Output Enable
MOE
is an active low output that is used to gate the out-
puts of the SRAM and Flash memory device’s during
read cycles.
Output
SCE
SRAM Chip Enable
SCE
is an active low chip enable output signal.
SCE
is used to activate the SRAM device’s control logic and
input buffers during accesses on the memory
interface bus.
Output
MWE
Memory Write Enable
MWE
is an active low output that is used to latch address
and data information in the SRAM and Flash memory
devices during write cycles. Address information for
SRAM and Flash memory write cycles is valid on the
MA16–0 pins at the falling edge of
MWE
. Data informa-
tion for SRAM and Flash memory write cycles is valid on
the MD7–0 pins at the rising edge of
MWE
.
Output
XCE
eXtra Chip Enable
XCE
is an active low chip enable output signal.
XCE
is
used to activate a peripheral device’s control logic and
input buffers during accesses on the memory interface
bus.
XCE
is activated by appropriate signaling from the
80188 embedded core.
XCE
may not be activated
through the system interface. Sixteen bytes of address
range are allotted for use with the
XCE
signal.
Output
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C940VCW | Media Access Controller for Ethernet (MACE) |
| AM79C940 | Media Access Controller for Ethernet (MACE) |
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
| AM79C940_00 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。