參數(shù)資料
型號: ADSP-21160NCB-TBD
廠商: Analog Devices, Inc.
元件分類: 基準電壓源/電流源
英文描述: Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
中文描述: 無電容,NMOS管,150mA的低壓差穩(wěn)壓器的反向電流保護
文件頁數(shù): 27/53頁
文件大小: 1680K
代理商: ADSP-21160NCB-TBD
PRELIMINARY TECHNICAL DATA
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
27
REV. PrB
For current information contact Analog Devices at 800/262-5643
ADSP-21160N
April 2002
Synchronous Read/Write—Bus Master
Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing
a slave ADSP-21160N (in multiprocessor memory space). These synchronous switching characteristics are also valid during
asynchronous memory reads and writes except where noted (see
Memory Read—Bus Master on page 24
and
Memory
Write—Bus Master on page 26
). When accessing a slave ADSP-21160N, these switching characteristics must meet the
slave’s timing requirements for synchronous read/writes (see
Synchronous Read/Write—Bus Slave on page 29
). The slave
ADSP-21160N must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.
Table 12. Synchronous Read/Write—Bus Master
Parameter
Timing Requirements:
t
SSDATI
t
HSDATI
t
SACKC
t
HACKC
Switching Characteristics:
t
DADDO
t
HADDO
t
DPGO
t
DRDO
t
DWRO
t
DRWL
t
DDATO
t
HDATO
t
DACKMO
t
ACKMTR
t
DCKOO
t
CKOP
t
CKWH
t
CKWL
Min
Max
Unit
Data Setup Before CLKIN
1
Data Hold After CLKIN
1
ACK Setup Before CLKIN
1
ACK Hold After CLKIN
1
1
Note that timing for ACK, DATA,
RDx
,
WRx
, and
DMAG
strobe timing parameters only applies to synchronous access mode.
2
Applies to broadcast write, master precharge of ACK.
3
Applies only when the DSP drives a bus operation; CLKOUT held inactive or three-state otherwise, For more information, see the System Design chapter
in the
ADSP-2116x SHARC DSP Hardware Reference
.
5.5
1
0.5t
CCLK
+3
1
ns
ns
ns
ns
Address,
MS
x,
BMS
, BRST,
CIF
Delay After CLKIN
Address,
MS
x,
BMS
, BRST,
CIF
Hold After CLKIN
PAGE Delay After CLKIN
RDx
High Delay After CLKIN
1
WRx
High Delay After CLKIN
1
RDx
/
WRx
Low Delay After CLKIN
Data Delay After CLKIN
Data Hold After CLKIN
ACK Delay After CLKIN
2
ACK Disable Before CLKIN
2
CLKOUT Delay After CLKIN
CLKOUT Period
CLKOUT Width High
CLKOUT Width Low
10
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1.5
1.5
0.25t
CCLK
–1
0.25t
CCLK
–1
0.25t
CCLK
–1
11
0.25t
CCLK
+9
0.25t
CCLK
+9
0.25t
CCLK
+9
0.25t
CCLK
+9
1.5
3
–3
1
t
CK
–1
t
CK
/2–2
t
CK
/2–2
9
5
t
CK
3
+1
t
CK
/2+2
3
t
CK
/2+2
3
相關(guān)PDF資料
PDF描述
ADSP-21161N DSP Microcomputer
ADSP-21161NCCA-100 DSP Microcomputer
ADSP-21161NKCA-100 DSP Microcomputer
ADSP-21262SBBC-150 Embedded Processor
ADSP-21262SBBCZ150 Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21160NCBZ-100 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21160NCE-100 制造商:Analog Devices 功能描述:
ADSP-21160NKB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21160NKB-95 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NKB-X 制造商:Analog Devices 功能描述: