
a
SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.
SHARC
Embedded Processor
ADSP-21262
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
FAX: 781.461.3113
2005 Analog Devices, Inc. All rights reserved.
www.analog.com
SUMMARY
High performance 32-bit/40-bit floating-point processor
Code compatibility—at assembly level, uses the same
instruction set as other SHARC DSPs
Single-instruction multiple-data (SIMD) computational archi-
tecture—two 32-bit IEEE floating-point/32-bit fixed-point/
40-bit extended precision floating-point computational
units, each with a multiplier, ALU, shifter, and register file
High bandwidth I/O—a parallel port, an SPI
port, six serial
ports, a digital applications interface (DAI), and JTAG
DAI incorporates two precision clock generators (PCGs), an
input data port (IDP) that includes a parallel data acquisi-
tion port (PDAP), and three programmable timers, all
under software control by the signal routing unit (SRU)
On-chip memory—2M bit of on-chip SRAM and a dedicated
4M bit of on-chip mask-programmable ROM
The ADSP-21262 is available in commercial and industrial
temperature grades. For complete ordering information,
see
Ordering Guide on Page46
.
KEY FEATURES
Serial ports offer left-justified sample-pair and I
2
S support
via 12 programmable and simultaneous receive or trans-
mit pins, which support up to 24 transmit or 24 receive I
2
S
channels of audio when all six serial ports (SPORTs) are
enabled or six full duplex TDM streams of up to 128
channels per frame
At 200 MHz (5 ns) core instruction rate, the ADSP-21262
operates at 1200 MFLOPS peak/800 MFLOPS sustained
performance whether operating on fixed- or floating-point
data
400 MMACS sustained performance at 200 MHz
Super Harvard Architecture—three independent buses for
dual data fetch, instruction fetch, and nonintrusive, zero-
overhead I/O
Transfers between memory and core at up to four 32-bit
floating- or fixed-point words per cycle, sustained
2.4G byte/s bandwidth at 200 MHz core instruction rate
and 900M byte/sec is available via DMA
Figure 1. Functional Block Diagram
ADDR
DATA
PXREGISTER
6
JTAG TEST & EMULATION
20
3
SERIAL PORTS(6)
INPUT
DATA PORTS (8)
ACQUISITION PORT
TIMERS (3)
SIGNAL
UNIT
PRECISION CLOCK
GENERATORS(2)
DIGITAL APPLICATIONS INTERFACE
3
16
ADDRESS/
DATA BUS/ GPIO
CONTROL/GPIO
PARALLEL
PORT
IOP
REGISTERS
(MEMORY MAPPED)
STATUS,
DATA BUFFERS
4
SPI PORT (1)
DMA CONTROLLER
22 CHANNELS
4
GPIO FLAGS/
IRQ/TIMEXP
PROCESSING
ELEMENT
(PEY)
PELEMENT
(PEX)
TIMER
INSCACHE
32
48-BIT
DAG1
4
8
32
DAG2
4
8
32
32
PM ADDRESS BUS
DM ADDRESS BUS
PM DATA BUS
DM DATA BUS
64
64
CORE PROCESSOR
PROGRAM
SEQUENCER
ADDR
DATA
SRAM
1M BIT
ROM
2M BIT
DUAL PORTED MEMORY
BLOCK 0
SRAM
1M BIT
ROM
2M BIT
DUAL PORTED MEMORY
BLOCK 1
S
IOD
IOA
(18)
32
I/O PROCESSOR