參數資料
型號: ADSP-21160NCB-TBD
廠商: Analog Devices, Inc.
元件分類: 基準電壓源/電流源
英文描述: Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
中文描述: 無電容,NMOS管,150mA的低壓差穩(wěn)壓器的反向電流保護
文件頁數: 17/53頁
文件大?。?/td> 1680K
代理商: ADSP-21160NCB-TBD
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
17
REV. PrB
For current information contact Analog Devices at 800/262-5643
ADSP-21160N
April 2002
PRELIMINARY TECHNICAL DATA
Power-up Sequencing
During the power up sequence of the DSP, differences in
the ramp up rates and activation time between the two power
supplies can cause current to flow in the I/O ESD protection
circuitry. To prevent this damage to the ESD diode protec-
tion circuitry, Analog Devices, Inc. recommends including
a bootstrap Schottky diode (see
Figure 11 on page 18
. The
bootstrap Schottky diode connected between the 1.9V and
3.3V power supplies protects the ADSP-21160N from
partially powering the 3.3V supply. Including a Schottky
diode will shorten the delay between the supply ramps and
thus prevent damage to the ESD diode protection circuitry.
With this technique, if the 1.9V rail rises ahead of the 3.3V
rail, the Schottky diode pulls the 3.3V rail along with the
1.9V rail.
Table 4. Power-up Sequencing
Parameter
Timing Requirements:
t
RSTVDD
t
IVDDEVDD
t
CLKVDD
t
CLKRST
t
PLLRST
Switching Characteristics:
t
CORERST
Min
Max
Unit
RESET
low before V
DDINT
/V
DDEXT
on
V
DDINT
on before V
DDEXT
CLKIN running after valid V
DDINT
/V
DDEXT
1
CLKIN valid before
RESET
de-asserted
PLL control setup before
RESET
de-asserted
0
-50
0
10
3
TBD
4
ns
ms
ms
μs
ms
200
200
2
DSP core reset de-asserted after RESET de-asserted
4096*t
CK
4,5
ms
1
Valid V
DDINT
/V
DDEXT
assumes that the supplies are fully ramped to their 1.9 and 3.3 volt rails. Voltage ramp rates can vary from microseconds to hundreds
of milliseconds, depending on the design of the power supply subsystem.
2
CLKIN should be driven coincident with power-up to avoid an undefined state in internal gates, which may cause excess current flow.
3
Assumes a stable CLKIN signal after meeting worst case start up timing of oscillators. Refer to your oscillator manufacturer’s data sheet for start up time.
4
Based on CLKIN cycles.
5
CORERST
is an internal signal only. The 4096 cycle count is dependent on t
SRST
specification. If setup time is not met, one additional CLKIN cycle may
be added to the core reset time, resulting in 4097 cycles maximum.
Figure 10. Power-up Sequencing
CLKIN
RESET
t
RSTVDD
VDDEXT
VDDINT
t
IVDDEVDD
t
CLKVDD
t
CLKRST
t
PLLRST
t
CORERST
CLK_CFG3-0
CORERST
相關PDF資料
PDF描述
ADSP-21161N DSP Microcomputer
ADSP-21161NCCA-100 DSP Microcomputer
ADSP-21161NKCA-100 DSP Microcomputer
ADSP-21262SBBC-150 Embedded Processor
ADSP-21262SBBCZ150 Embedded Processor
相關代理商/技術參數
參數描述
ADSP-21160NCBZ-100 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21160NCE-100 制造商:Analog Devices 功能描述:
ADSP-21160NKB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI,以太網,RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21160NKB-95 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NKB-X 制造商:Analog Devices 功能描述: