參數(shù)資料
型號(hào): ADSP-21160NCB-TBD
廠商: Analog Devices, Inc.
元件分類(lèi): 基準(zhǔn)電壓源/電流源
英文描述: Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
中文描述: 無(wú)電容,NMOS管,150mA的低壓差穩(wěn)壓器的反向電流保護(hù)
文件頁(yè)數(shù): 24/53頁(yè)
文件大?。?/td> 1680K
代理商: ADSP-21160NCB-TBD
PRELIMINARY TECHNICAL DATA
This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog
Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
24
REV. PrB
For current information contact Analog Devices at 800/262-5643
ADSP-21160N
April 2002
Memory Read—Bus Master
Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to
CLKIN. These specifications apply when the ADSP-21160N is the bus master accessing external memory space in asyn-
chronous access mode. Note that timing for ACK, DATA,
RDx
,
WRx
, and
DMAG
strobe timing parameters only applies
to asynchronous access mode.
Table 10. Memory Read—Bus Master
Parameter
Timing Requirements:
t
DAD
Min
Max
Unit
Address,
CIF
, Selects Delay to Data
Valid
1,2
RDx
Low to Data Valid
1,3
Data Hold from Address, Selects
4
Data Setup to
RDx
High
1
Data Hold from
RDx
High
3,4
ACK Delay from Address, Selects
2,5
ACK Delay from
RDx
Low
3,5
ACK Setup to CLKIN
3,5
ACK Hold After CLKIN
3
Switching Characteristics:
t
DRHA
Address,
CIF
, Selects Hold After
RDx
High
3
t
DARL
Address,
CIF
, Selects to
RDx
Low
2
t
RW
RDx
Pulse width
3
t
RWR
RDx
High to
WRx
,
RDx
,
DMAGx
Low
3
W = (number of wait states specified in WAIT register) t
CK
.
HI = t
CK
(if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
H = t
CK
(if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).
1
Data Delay/Setup: User must meet t
DAD
, t
DRLD
, or t
SDS.
2
The falling edge of
MSx
,
BMS
is referenced.
3
Note that timing for ACK, DATA,
RDx
,
WRx
, and
DMAG
strobe timing parameters only applies to asynchronous access mode.
4
Data Hold: User must meet t
HDA
or t
HDRH
in asynchronous access mode. See
Example System Hold Time Calculation on page 47
for the calculation of
hold times given capacitive and dc loads.
5
ACK Delay/Setup: User must meet t
DAAK
, t
DSAK
, or t
SAKC
for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).
t
CK
–0.25t
CCLK
–11+W
ns
t
DRLD
t
HDA
t
SDS
t
HDRH
t
DAAK
t
DSAK
t
SAKC
t
HAKC
t
CK
–0.5t
CCLK
+W
ns
ns
ns
ns
ns
ns
ns
ns
0
8
1
t
CK
–0.5t
CCLK
–12+W
t
CK
–0.75t
CCLK
–11+W
0.5t
CCLK
+3
1
0.25t
CCLK
–1+H
ns
0.25t
CCLK
–3
t
CK
–0.5t
CCLK
–1+W
0.5t
CCLK
–1+HI
ns
ns
ns
相關(guān)PDF資料
PDF描述
ADSP-21161N DSP Microcomputer
ADSP-21161NCCA-100 DSP Microcomputer
ADSP-21161NKCA-100 DSP Microcomputer
ADSP-21262SBBC-150 Embedded Processor
ADSP-21262SBBCZ150 Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21160NCBZ-100 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類(lèi)型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類(lèi)型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21160NCE-100 制造商:Analog Devices 功能描述:
ADSP-21160NKB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21160NKB-95 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NKB-X 制造商:Analog Devices 功能描述: