www.ti.com ......" />
參數(shù)資料
型號： ADS62C17IRGCT
廠商： Texas Instruments
文件頁數(shù)： 47/68頁
文件大小： 0K
描述： IC ADC 11BIT DUAL 200MSPS 64VQFN
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 11
采樣率（每秒）： 200M
數(shù)據(jù)接口： 串行，并聯(lián)
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 1.1W
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 64-VQFN 裸露焊盤（9x9）
包裝： 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型： 2 個差分，單極
產(chǎn)品目錄頁面： 888 (CN2011-ZH PDF)
其它名稱： 296-24232-6
CLKP
CLKM
VCM
0.1 F
m
0.1 F
m
CMOSclockinput
GAIN PROGRAMMABILITY
OFFSET CORRECTION
www.ti.com ............................................................................................................................................................. SLAS631A – APRIL 2009 – REVISED JULY 2009
Figure 55. Single-Ended Clock Driving Circuit
ADS62C17 includes gain settings that can be used to get improved SFDR performance (compared to 0dB gain).
The gain is programmable from 0dB to 6dB (in 0.5 dB steps). For each gain setting, the analog input full-scale
range scales proportionally, as shown in Table 11.
The SFDR improvement is achieved at the expense of SNR; for each 1dB gain step, the SNR degrades about
1dB. The SNR degradation is less at high input frequencies. As a result, the gain is very useful at high input
frequencies as the SFDR improvement is significant with marginal degradation in SNR.
So, the gain can be used to trade-off between SFDR and SNR. Note that the default gain after reset is 0 dB.
Table 11. Full-Scale Range Across Gains
Gain, dB
Full-Scale, Vpp
0
2V
1
1.78
2
1.59
3
1.42
4
1.26
5
1.12
6
1.00
ADS62C17 has an internal offset correction algorithm that estimates and corrects dc offset up to +/-10mV. The
correction can be enabled using the serial register bit <OFFSET CORRECTION ENABLE>. Once enabled, the
algorithm estimates the channel offset and applies the correction every clock cycle. The time constant of the
correction loop is a function of the sampling clock frequency. The time constant can be controlled using register
bits <OFFSET CORR TIME CONSTANT> as described in Table 12.
After the offset is estimated, the correction can be frozen by setting <OFFSET CORRECTION ENABLE> = 0.
Once frozen, the last estimated value is used for offset correction every clock cycle. The correction does not
affect the phase of the signal. Note that offset correction is disabled by default after reset.
Figure 56 shows the time response of the offset correction algorithm, after it is enabled.
Copyright 2009, Texas Instruments Incorporated
51
Product Folder Link(s): ADS62C17
相關(guān)PDF資料
PDF描述
MAX3160EAP+ IC TXRX RS232/RS485/RS422 20SSOP
VI-J0V-MY-F2 CONVERTER MOD DC/DC 5.8V 50W
HR25-9P-20S CONN PLUG 20POS FEMALE CIRCULAR
A4F CONN PLUG AUDIO 4POS FEMALE
HR25-9P-16S CONN PLUG 16POS FEMALE CIRCULAR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS62P15 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual Channel 11-Bits, 125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15_09 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual Channel 11-Bits,125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15_1 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual Channel 11-Bits,125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs
ADS62P15EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS62P15 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
ADS62P15IRGC25 功能描述:模數(shù)轉(zhuǎn)換器 - ADC DualChannel 11Bs 125MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*