- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10974 > AD9912ABCPZ-REEL7 (Analog Devices Inc)IC DDS 1GSPS DAC 14BIT 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9912ABCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/40頁 |
| 文件大小： | 0K |
| 描述： | IC DDS 1GSPS DAC 14BIT 64LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 1GHz |
| 調(diào)節(jié)字寬（位）： | 48 b |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9912
Rev. F | Page 25 of 40
POWER-UP
POWER-ON RESET
On initial power-up, the AD9912 internally generates a 75 ns
RESET pulse. The pulse is initiated when both of the following
two conditions are met:
The 3.3 V supply is greater than 2.35 V ± 0.1 V.
The 1.8 V supply is greater than 1.4 V ± 0.05 V.
Less than 1 ns after RESET goes high, the S1 to S4 configuration
pins go high impedance and remain high impedance until
RESET is deactivated. This allows strapping and configuration
during RESET.
Because of this reset sequence, external power supply sequenc-
ing is not critical.
DEFAULT OUTPUT FREQUENCY ON POWER-UP
The four status pins (S1 to S4) are used to define the output
frequency of the DDS at power-up even though the I/O registers
have not yet been programmed. At power-up, internal logic
initiates a reset pulse of about 10 ns. During this time, S1 to S4
briefly function as input pins and can be driven externally. Any
logic levels thus applied are transferred to a 4-bit register on the
falling edge of the internally initiated pulse. The same behavior
occurs when the RESET pin is asserted manually.
Setting up S1 to S4 for default DDS startup is accomplished by
connecting a resistor to each pin (either pull-up or pull-down)
to produce the desired bit pattern, yielding 16 possible states
that are used both to address an internal 8 × 16 ROM and to
select the SYSCLK mode (see Table 8). The ROM contains eight
16-bit DDS frequency tuning words (FTWs), one of which is
selected by the state of the S1 to S3 pins. The selected FTW is
transferred to the FTW0 register in the I/O register map
without the need for an I/O update. This ensures that the DDS
generates the selected frequency even if the I/O registers have
not been programmed. The state of the S4 pin selects whether
the internal system clock is generated by means of the internal
SYSCLK PLL multiplier or not (see the SYSCLK Inputs section
for details).
The DDS output frequency listed in Table 8 assumes that
the internal DAC sampling frequency (fS) is 1 GHz. These
frequencies scale 1:1 with fS, meaning that other start-up
frequencies are available by varying the SYSCLK frequency.
At startup, the internal frequency multiplier defaults to 40×
when the Xtal/PLL mode is selected via the status pins.
Table 8. Default Power-Up Frequency Options for 1 GHz
System Clock
Status Pin
SYSCLK
Input Mode
Output Frequency
(MHz)
S4
S3
S2
S1
0
Xtal/PLL
0
1
Xtal/PLL
38.87939
0
1
0
Xtal/PLL
51.83411
0
1
Xtal/PLL
61.43188
0
1
0
Xtal/PLL
77.75879
0
1
0
1
Xtal/PLL
92.14783
0
1
0
Xtal/PLL
122.87903
0
1
Xtal/PLL
155.51758
1
0
Direct
0
1
0
1
Direct
38.87939
1
0
1
0
Direct
51.83411
1
0
1
Direct
61.43188
1
0
Direct
77.75879
1
0
1
Direct
92.14783
1
0
Direct
122.87903
1
Direct
155.51758
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BWM-IX-B1 | CONVERTER MOD DC/DC 10V 75W |
| VE-22Z-IW-F3 | CONVERTER MOD DC/DC 2V 40W |
| MCF51AC256ACFUE | MCU 32BIT 256K FLASH CAN 64-QFP |
| VE-22Y-IY-F1 | CONVERTER MOD DC/DC 3.3V 33W |
| MK20DX128VFM5 | IC ARM CORTEX MCU 128KB 32LQFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9912BCPZ | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 1000MHz 1-DAC 14-Bit Serial 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC DDS 1GSPS 14BIT DAC |
| AD9912BCPZ-REEL7 | 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Tape and Reel |
| AD9913 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
| AD9913/PCBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Sub 50mW 250MSPS (+) 10-bit DDS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9913/PCBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。