參數(shù)資料
型號： AD9879BSZ
廠商： Analog Devices Inc
文件頁數(shù)： 6/32頁
文件大?。?/td> 0K
描述： IC PROCESSOR FRONT END 100MQFP
標準包裝： 1
位數(shù)： 12
通道數(shù)： 5
功率（瓦特）： 587mW
電壓 - 電源，模擬： 3.3V
電壓 - 電源，數(shù)字： 3.3V
封裝/外殼： 100-BQFP
供應商設(shè)備封裝： 100-MQFP（14x20）
包裝： 托盤
AD9879
Rev. A | Page 14 of 32
RESET AND TRANSMIT POWER-DOWN
Power-Up Sequence
On initial power-up, the RESET pin should be held low until
the power supply is stable.
Once RESET is deasserted, the AD9879 can be programmed
over the serial port. The on-chip PLL requires a maximum of
1 millisecond after the rising edge of RESET or a change of the
multiplier factor (M) to completely settle. It is recommended
that the PWRDN pin be held low during the reset and PLL
settling time. Changes to ADC Clock Select (Register 0x08) or
SYS Clock Divider N (Register 0x01) should be programmed
before the rising edge of PWRDN.
Once the PLL is frequency locked and after the PWRDN pin is
brought high, transmit data can be sent reliably.
If the PWRDN pin cannot be held low throughout the reset and
PLL settling time period, the power-down digital Tx bit or the
PWRDN pin should be pulsed after the PLL has settled. This
will ensure correct transmit filter initialization.
RESET
To initiate a hardware reset, the RESET pin should be held low
for at least 100 nanoseconds. All internally generated clocks
stop during reset. The rising edge of RESET resets the PLL clock
multiplier and reinitializes the programmable registers to their
default values. The same sequence as described in the Power-Up
Sequence section should be followed after a reset or change in M.
A software reset (writing a 1 into Bit 5 of Register 0x00) is
functionally equivalent to the hardware reset but does not force
Register 0x00 to its default value.
02773-
005
VS
1msMIN
5 MCLKMIN
RESET
PWRDN
Figure 5. Power-Up Sequence for Tx Data Path
Transmit Power-Down
A low level on the PWRDN pin stops all clocks linked to the
digital transmit data path and resets the CIC filter. Deasserting
PWRDN reactivates all clocks. The CIC filter is held in a reset
state for 80 MCLK cycles after the rising edge of PWRDN to
allow for flushing of the half-band filters with new input data.
Transmit data bursts should be padded with at least 20 symbols
of null data directly before the PWRDN pin is deasserted.
Immediately after the PWRDN pin is deasserted, the transmit
burst should start with a minimum of 20 null data symbols.
This avoids unintended DAC output samples caused by the
transmit path latency and filter settling time.
Software Power-Down Digital Tx (Bit 5 in Register 02x00) is
functionally equivalent to the hardware PWRDN pin and takes
effect immediately after the last register bit has been written
over the serial port.
PWRDN
TXIQ
TXSYNC
5MCLKMIN
20 NULL SYMBOLS
DATA SYMBOLS
20 NULL SYMBOLS
00
0
02773-006
Figure 6. Timing Sequence to Flush Tx Data Path
相關(guān)PDF資料
PDF描述
AD9901KQ IC PHASE/FREQ DISCRIMR 14-CDIP
AD9920ABBCZRL IC PROCESSOR CCD 12BIT 105CSPBGA
AD9978BCPZRL IC PROCESSOR CCD 14BIT 40-LFCSP
ADADC71KD IC ADC 16BIT HIGH RES 32-CDIP
ADADC80-Z-12 IC ADC 12BIT INTEGRATED 32-CDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9879BSZKL1 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9879-EB 制造商:Analog Devices 功能描述:Evaluation Board For Mixed Signal Front End Set Top Box, Cable Modem 制造商:Analog Devices 功能描述:DEV TOOLS, MIXED SGNL FRONT END SET TOP , CBL MODEM - Bulk
AD9880 制造商:Analog Devices 功能描述:AUDIO PROCESSOR - Bulk
AD9880/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog/HDMI Dual Display Interface
AD9880/PCBZ 功能描述:KIT EVALUATION AD9880 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*