- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16537 > AD9523/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9523 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9523/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9523 |
| 設(shè)計(jì)資源： | AD9523(-1) Eval Board Schematic AD9523(-1) BOM AD9523(-1) Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，時(shí)鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9523 |
| 主要屬性： | 板載 PLL 環(huán)路濾波器 |
| 次要屬性： | LED 狀態(tài)指示器 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9523BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523-1BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523-1BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9523
Data Sheet
Rev. C | Page 14 of 60
Pin
No.
Mnemonic
Type1
Description
12
LDO_PLL2
P/O
LDO Decoupling Pin for PLL2 1.8 V Internal Regulator. Connect a 0.47 μF decoupling capacitor from
this pin to ground. Note that for best performance, the LDO bypass capacitor must be placed in close
proximity to the device.
13
VDD3_PLL2
P
3.3 V Supply for PLL2.
14
LDO_VCO
P/O
2.5 V LDO Internal Regulator Decoupling Pin for VCO. Connect a 0.47 μF decoupling capacitor from
this pin to ground. Note that, for best performance, the LDO bypass capacitor must be placed in
close proximity to the device.
15
PD
I
Chip Power-Down, Active Low. This pin has an internal 40 kΩ pull-up resistor.
16
REF_SEL
I
Reference Input Select. This pin has an internal 40 kΩ pull-down resistor.
17
SYNC
I
Manual Synchronization. This pin initiates a manual synchronization and has an internal 40 kΩ pull-up
resistor.
18
VDD3_REF
P
3.3 V Supply for Output Clock Drivers Reference.
19
RESET
I
Digital Input, Active Low. Resets internal logic to default states. This pin has an internal 40 kΩ pull-up
resistor.
20
CS
I
Serial Control Port Chip Select, Active Low. This pin has an internal 40 kΩ pull-up resistor.
21
SCLK/SCL
I
Serial Control Port Clock Signal for SPI Mode (SCLK) or I2C Mode (SCL). Data clock for serial program-
ming. This pin has an internal 40 kΩ pull-down resistor in SPI mode but is high impedance in IC mode.
22
SDIO/SDA
I/O
Serial Control Port Bidirectional Serial Data In/Data Out for SPI Mode (SDIO) or IC Mode (SDA).
23
SDO
O
Serial Data Output. Use this pin to read data in 4-wire mode (high impedance in 3-wire mode). There
is no internal pull-up/pull-down resistor on this pin.
24
REF_TEST
I
Test Input to PLL1 Phase Detector.
25
OUT13
O
Complementary Square Wave Clocking Output 13. This pin can be configured as one side of
a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
26
OUT13
O
Square Wave Clocking Output 13. This pin can be configured as one side of a differential LVPECL/
LVDS/HSTL output or as a single-ended CMOS output.
27
VDD3_OUT[12:13]
P
3.3 V Supply for Output 12 and Output 13 Clock Drivers.
28
OUT12
O
Complementary Square Wave Clocking Output 12. This pin can be configured as one side of
a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
29
OUT12
O
Square Wave Clocking Output 12. This pin can be configured as one side of a differential LVPECL/
LVDS/HSTL output or as a single-ended CMOS output.
30
VDD1.8_OUT[12:13]
P
1.8 V Supply for Output 12 and Output 13 Clock Dividers.
31
OUT11
O
Complementary Square Wave Clocking Output 11. This pin can be configured as one side of
a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
32
OUT11
O
Square Wave Clocking Output 11. This pin can be configured as one side of a differential LVPECL/
LVDS/HSTL output or as a single-ended CMOS output.
33
VDD3_OUT[10:11]
P
3.3 V Supply for Output 10 and Output 11 Clock Drivers.
34
OUT10
O
Complementary Square Wave Clocking Output 10. This pin can be configured as one side of
a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
35
OUT10
O
Square Wave Clocking Output 10. This pin can be configured as one side of a differential LVPECL/
LVDS/HSTL output or as a single-ended CMOS output.
36
VDD1.8_OUT[10:11]
P
1.8 V Supply for Output 10 and Output 11 Clock Dividers.
37
OUT9
O
Complementary Square Wave Clocking Output 9. This pin can be configured as one side of
a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
38
OUT9
O
Square Wave Clocking Output 9. This pin can be configured as one side of a differential LVPECL/
LVDS/HSTL output or as a single-ended CMOS output.
39
VDD3_OUT[8:9]
P
3.3 V Supply for Output 8 and Output 9 Clock Drivers.
40
OUT8
O
Complementary Square Wave Clocking Output 8. This pin can be configured as one side of
a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
41
OUT8
O
Square Wave Clocking Output 8. This pin can be configured as one side of a differential LVPECL/
LVDS/HSTL output or as a single-ended CMOS output.
42
VDD1.8_OUT[8:9]
P
1.8 V Supply for Output 8 and Output 9 Clock Dividers.
43
OUT7
O
Complementary Square Wave Clocking Output 7. This pin can be configured as one side of
a differential LVPECL/LVDS/HSTL output or as a single-ended CMOS output.
44
OUT7
O
Square Wave Clocking Output 7. This pin can be configured as one side of a differential LVPECL/
LVDS/HSTL output or as a single-ended CMOS output.
45
VDD3_OUT[6:7]
P
3.3 V Supply for Output 6 and Supply Output 7 Clock Drivers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J4M-EZ-S | CONVERTER MOD DC/DC 10V 25W |
| VE-B1M-EX | CONVERTER MOD DC/DC 10V 75W |
| DC1562A-A | BOARD EVAL LTC6990 |
| HCM11DRAH | CONN EDGECARD 22POS R/A .156 SLD |
| ECE-P2DP562HA | CAP ALUM 5600UF 200V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9524 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs |
| AD9524/PCBZ | 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9524BCPZ | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9524BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9525 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。