- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16537 > AD9523/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9523 PDF資料下載
參數(shù)資料
| 型號： | AD9523/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 23/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9523 |
| 設計資源： | AD9523(-1) Eval Board Schematic AD9523(-1) BOM AD9523(-1) Gerber Files |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9523 |
| 主要屬性： | 板載 PLL 環(huán)路濾波器 |
| 次要屬性： | LED 狀態(tài)指示器 |
| 已供物品： | 板 |
| 相關產(chǎn)品： | AD9523BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523-1BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523-1BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Data Sheet
AD9523
Rev. C | Page 3 of 60
REVISION HISTORY
2/13—Rev. B to Rev. C
Deleted VDD1.8_PLL2................................................. Throughout
Changes to Data Sheet Title.............................................................1
Added TJ of 115°C, Table 1 ..............................................................4
Changed VDD3_PLL1, Supply Voltage for PLL1 Typical
Parameter from 22 mA to 37 mA and Changed VDD3_PLL1,
Supply Voltage for PLL1 Maximum Parameter from 25.2 mA to
43 mA, Table 2 ...................................................................................4
Changes to Table 3 ............................................................................5
Added PLL1 Characteristics Section and Table 7; Renumbered
Sequentially........................................................................................6
Changes to Table 9 Summary Statement........................................7
Changes to Pin 7 Description, Table 19 .......................................13
Changed Pin 69 from VDD1.8_PLL2 to NC, Table 19 ..............15
Changes to Figure 23 ......................................................................21
Changes to Clock Distribution Synchronization Section..........25
Changes to Figure 29 ......................................................................26
Added Reset Modes Section and Lock Detect Section ..............26
Added Power-Down Mode Section ..............................................27
Changes to Pin Descriptions Section and Read Section............31
Added Figure 38; Renumbered Sequentially...............................33
Changes to Register Section Definition Group Section ............36
Changes to Power Dissipation and Thermal Considerations
Section ..............................................................................................38
Changes to Table 31 ........................................................................40
Changes to Bits[1:0] Description, Table 40 and Bit 2
Description, Table 41 ......................................................................46
Changes to Bits[7:6] Description, Table 42..................................47
Changes to Bits[1:0] Description, Table 43..................................48
Changes to Bit 4, Bits [3:2] Descriptions, Table 47.....................49
Changed Bit 6 Name from Status PLL2 Feedback Clock to Status
PLL1 Feedback Clock, Table 54.......................................................52
3/11—Rev. A to Rev. B
Added Table Summary, Table 8.......................................................7
Changes to EEPROM Operations Section and Writing to the
EEPROM Section............................................................................34
Changes to 0x01A, Bits[4:3], Table 30..........................................39
Changes to Bits[4:3], Table 40 .......................................................46
Changes to Table 47, Bit 1..............................................................48
11/10—Rev. 0 to Rev. A
Change to General Description.......................................................1
Changes to Table Summary, Table 1...............................................3
Change to Input High Voltage and Input Low Voltage
Parameters and Added Input Threshold Voltage Parameter,
Table 4.................................................................................................4
Change to Junction Temperature Rating, Table 16; Changes
to Thermal Resistance Section ......................................................11
Changes to Table 18 ........................................................................12
Added Figure 14, Renumbered Sequentially...............................16
Edits to Figure 15, Figure 17, and Figure 19................................17
Changes to VCO Calibration Section...........................................22
Changed Output Mode Heading to Multimode Output
Drivers; Changes to Multimode Output Drivers Section;
Added Figure 26..............................................................................23
Added Power Dissipation and Thermal Considerations
Section; Added Table 29, Renumbered Sequentially..................35
Changes to Table 34, Table 35, Table 36, and Table 38...............43
Changes to Address 0x192, Table 50 ............................................48
Changes to Table 52 ........................................................................49
Changes to Table 54 ........................................................................50
7/10—Revision 0: Initial Version
相關PDF資料 |
PDF描述 |
|---|---|
| VI-J4M-EZ-S | CONVERTER MOD DC/DC 10V 25W |
| VE-B1M-EX | CONVERTER MOD DC/DC 10V 75W |
| DC1562A-A | BOARD EVAL LTC6990 |
| HCM11DRAH | CONN EDGECARD 22POS R/A .156 SLD |
| ECE-P2DP562HA | CAP ALUM 5600UF 200V 20% SNAP |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9524 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs |
| AD9524/PCBZ | 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9524BCPZ | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9524BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9525 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。