參數(shù)資料
型號(hào)： AD9523/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/60頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9523
設(shè)計(jì)資源： AD9523(-1) Eval Board Schematic
AD9523(-1) BOM
AD9523(-1) Gerber Files
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9523
主要屬性： 板載 PLL 環(huán)路濾波器
次要屬性： LED 狀態(tài)指示器
已供物品： 板
相關(guān)產(chǎn)品： AD9523BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP
AD9523BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP
AD9523-1BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP
AD9523-1BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP
Data Sheet
AD9523
Rev. C | Page 21 of 60
COMPONENT BLOCKS—INPUT PLL (PLL1)
PLL1 General Description
Fundamentally, the input PLL (referred to as PLL1) consists of
a phase-frequency detector (PFD), charge pump, passive loop
filter, and an external VCXO operating in a closed loop.
PLL1 has the flexibility to operate with a loop bandwidth of
approximately 10 Hz to 100 Hz. This relatively narrow loop
bandwidth gives the AD9523 the ability to suppress jitter that
appears on the input references (REFA and REFB). The output
of PLL1 then becomes a low jitter phase-locked version of the
reference input system clock.
PLL1 Reference Clock Inputs
The AD9523 features two separate differential reference clock
inputs, REFA and REFB. These inputs can be configured to
operate in full differential mode or single-ended CMOS mode.
In differential mode, these pins are internally self-biased. If
REFA or REFB is driven single-ended, the unused side (REFA,
REFB) should be decoupled via a suitable capacitor to a quiet
ground. Figure 21 shows the equivalent circuit of REFA or REFB.
It is possible to dc-couple to these inputs, but the dc operation
point should be set as specified in the Specifications tables.
To operate either the REFA or the REFB inputs in 3.3 V CMOS
mode, the user must set Bit 5 or Bit 6, respectively, in Register
0x01A (see Table 41). The single-ended inputs can be driven by
either a dc-coupled CMOS level signal or an ac-coupled sine
wave or square wave.
The differential reference input receiver is powered down when
the differential reference input is not selected, or when the PLL
is powered down. The single-ended buffers power-down when
the PLL is powered down, when their respective individual power-
down registers are set, or when the differential receiver is selected.
The REFB R divider uses the same value as the REFA R divider
unless Bit 7, the enable REFB R divider independent division
control bit in Register 0x01C, is programmed as shown in Table 43.
PLL1 Loop Filter
The PLL1 loop filter requires the connection of an external
capacitor from LF1_EXT_CAP (Pin 7) to ground. The value of the
external capacitor depends on the use of an external VCXO, as
well as such configuration parameters as input clock rate and
desired bandwidth. Normally, a 0.3 F capacitor allows the loop
bandwidth to range from 10 Hz to 100 Hz and ensures loop
stability over the intended operating parameters of the device
(see Table 44 for RZERO values).
RZERO
CPOLE1
RPOLE2
CPOLE2
CHARGE
PUMP
LF1_EXT_CAP
LDO_PLL1
BUFFER
1k
0.3F
OSC_CTRL
TO VCXO
VTUNE
INPUT
08439-
022
AD9523
Figure 23. PLL1 Loop Filter
Table 20. PLL1 Loop Filter Programmable Values
RZERO
(k)
CPOLE1
(nF)
RPOLE2
(k)
CPOLE2
(nF)
LF1_EXT_CAP1
(F)
883
1.5 fixed
165 fixed
0.337 fixed
0.3
677
341
135
10
External
1
External loop filter capacitor.
An external R-C low-pass filter should be used at the OSC_CTRL
output. The values shown in Figure 23 add an additional low-pass
pole at ~530 Hz. This R-C network filters the noise associated
with the OSC_CTRL buffer to achieve the best noise performance
at the 1 kHz offset region.
RZERO
CPOLE1
RPOLE2
LF1_EXT_CAP
SWITCH-
OVER
CONTROL
REFA
REFB
REFA
REFB
REF_SEL
REF_TEST
DIVIDE-BY-
1, 2, ...1023
CHARGE
PUMP
7 BITS,
0.5A LSB
VDD3_PLL
LDO_PLL1
1.8V LDO
3.3V CMOS
OR 1.8V
DIFFERENTIAL
OSC_CTRL
OSC_IN
DIVIDE-BY-
1, 2, ...1023
DIVIDE-BY-
1, 2, ...1023
DIVIDE-BY-
1, 2, ...63
P
F
D
VCXO
CPOLE2
AD9523
08439-
021
Figure 24. Input PLL (PLL1) Block Diagram
相關(guān)PDF資料
PDF描述
VI-J4M-EZ-S CONVERTER MOD DC/DC 10V 25W
VE-B1M-EX CONVERTER MOD DC/DC 10V 75W
DC1562A-A BOARD EVAL LTC6990
HCM11DRAH CONN EDGECARD 22POS R/A .156 SLD
ECE-P2DP562HA CAP ALUM 5600UF 200V 20% SNAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9524 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
AD9524/PCBZ 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9524BCPZ 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9524BCPZ-REEL7 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類(lèi)型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9525 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*