- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1987 > AD9523-1BCPZ-REEL7 (Analog Devices Inc)IC INTEGER-N CLCK GEN 72LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9523-1BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/60頁 |
| 文件大小： | 0K |
| 描述： | IC INTEGER-N CLCK GEN 72LFCSP |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 類型： | 時鐘/頻率發(fā)生器，扇出緩沖器（分配），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，光纖通道，SONET/SDH |
| 輸入： | CMOS |
| 輸出： | HSTL，LVCMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:14 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1GHz |
| 電源電壓： | 1.768 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 72-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 72-LFCSP |
| 包裝： | 帶卷 (TR) |
| 配用： | AD9523/PCBZ-ND - BOARD EVAL FOR AD9523 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9523-1
Rev. B | Page 22 of 60
COMPONENT BLOCKS—INPUT PLL (PLL1)
PLL1 General Description
Fundamentally, the input PLL (referred to as PLL1) consists of
a phase-frequency detector (PFD), charge pump, passive loop filter,
and an external VCXO operating in a closed loop (see Figure 26).
PLL1 has the flexibility to operate with a loop bandwidth of
approximately 10 Hz to 100 Hz. This relatively narrow loop
bandwidth gives the AD9523-1 the ability to suppress jitter that
appears on the input references (REFA and REFB). The output
of PLL1 then becomes a low jitter phase-locked version of the
reference input system clock.
PLL1 Reference Clock Inputs
The AD9523-1 features two separate differential reference clock
inputs, REFA and REFB. These inputs can be configured to
operate in full differential mode or single-ended CMOS mode.
In differential mode, these pins are internally self-biased. If
REFA or REFB is driven single-ended, the unused side (REFA,
REFB) should be decoupled via a suitable capacitor to a quiet
ground.
shows the equivalent circuit of REFA or REFB.
It is possible to dc-couple to these inputs, but the dc operation
point should be set as specified in the
tables.
To operate either the REFA input or the REFB input in 3.3 V
CMOS mode, the user must set Bit 5 or Bit 6, respectively, in
Register 0x01A (see Table 40). The single-ended inputs can be
driven by either a dc-coupled CMOS level signal or an ac-coupled
sine wave or square wave.
The differential reference input receiver is powered down when
the differential reference input is not selected, or when the PLL
is powered down. The single-ended buffers power down when
the PLL is powered down, when their respective individual power-
down registers are set, or when the differential receiver is selected.
The REFB R divider uses the same value as the REFA R divider
unless Bit 7, the enable REFB R divider independent division
control bit in Register 0x01C, is programmed as shown in Table 42.
PLL1 Loop Filter
The PLL1 loop filter requires the connection of an external
capacitor from LF1_EXT_CAP (Pin 7) to ground. The value of the
external capacitor depends on the use of an external VCXO and
the configuration parameters, such as input clock rate and desired
bandwidth. Normally, a 0.3 μF capacitor allows the loop bandwidth
to range from 10 Hz to 100 Hz and ensures loop stability over
the intended operating parameters of the device (see Table 43 for
RZERO values).
RZERO
CPOLE1
RPOLE2
CPOLE2
CHARGE
PUMP
LF1_EXT_CAP
LDO_PLL1
BUFFER
1k
0.3F
OSC_CTRL
AD9523-1
09278-
022
Figure 25. PLL1 Loop Filter
Table 19. PLL1 Loop Filter Programmable Values
RZERO
(kΩ)
CPOLE1
(nF)
RPOLE2
(kΩ)
CPOLE2
(nF)
(μF)
883
1.5 fixed
165 fixed
0.337 fixed
0.3
677
341
135
10
External
1 External loop filter capacitor.
An external R-C low-pass filter should be used at the OSC_CTRL
output. The values shown in Figure 25 add an additional low-pass
pole at ~530 Hz. This R-C network filters the noise associated with
the OSC_CTRL buffer to achieve the best noise performance at the
1 kHz offset region.
RZERO
CPOLE1
RPOLE2
LF1_EXT_CAP
SWITCH-
OVER
CONTROL
REFA
REFB
REFA
REFB
REF_SEL
REF_TEST
DIVIDE-BY-
1, 2, ...1023
CHARGE
PUMP
7 BITS,
0.5A LSB
VDD3_PLL
LDO_PLL1
1.8V LDO
3.3V CMOS
OR 1.8V
DIFFERENTIAL
OSC_CTRL
OSC_IN
DIVIDE-BY-
1, 2, ...1023
DIVIDE-BY-
1, 2, ...1023
DIVIDE-BY-
1, 2, ...63
P
F
D
VCXO
CPOLE2
AD9523-1
092
78
-021
Figure 26. Input PLL (PLL1) Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9523BCPZ | IC INTEGER-N CLCK GEN 72LFCSP |
| AD9524BCPZ | IC INTEGER-N CLCK GEN 48LFCSP |
| AD9540BCPZ-REEL7 | IC CLOCK GEN/SYNTHESIZER 48LFCSP |
| AD9547BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| AD9548BCPZ-REEL7 | IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9523BCPZ | 功能描述:IC INTEGER-N CLCK GEN 72LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9523BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 72LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9524 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs |
| AD9524/PCBZ | 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9524BCPZ | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。