- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375238 > AD776 (Analog Devices, Inc.) 16-Bit 100 kSPS Oversampling ADC(16位100kSPS過采樣A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD776 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Bit 100 kSPS Oversampling ADC(16位100kSPS過采樣A/D轉(zhuǎn)換器) |
| 中文描述： | 16位100 kSPS的采樣ADC的（16位100ksps的過采樣的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 257K |
| 代理商： | AD776 |
AD776
REV. A
–3–
TIMNGCHARACTERISTICS
Symbol
Parameter
Min
Max
Units
f
t
CLK
t
D
t
CL
Clock in Frequency
Clock in Period (= 1/f)
Duty Cycle
Clock LOW
1
78
0.475 t
CLK
37
475
37
475
5
5
20
20
2
25
156
12.8
1000
0.525 t
CLK
41
525
41
525
MHz
ns
ns
ns
l
ns
2
ns
l
ns
2
ns
ns
ns
ns
t
CLK
ns
ns
1, 4
ns
1, 5
ns
5
ns
5
ns
5
ns
5
t
CLK4
t
CLK
ns
4
ns
5
ns
4
ns
5
ns
ns
t
CH
Clock HIGH
t
R
t
F
t
FSS
t
FSH
t
FSIL
t
DOD
t
DOP
Rise T ime
Fall T ime
Frame Sync Input Setup T ime
Frame Sync Input Hold T ime
Frame Sync Input LOW
Data Output Clock Delay
Data Output Clock Period
78
–
3
75
312
t
FSOSC
t
FSOHC
t
FSOSD
t
FSOHD
t
IO
FSO Setup T ime Before CLK IN
FSO Hold T ime After CLK IN
FSO Setup T ime Before DOUT CLK
FSO HIGH to DOUT CLK Rising Edge
FSI to FSO Delay
130
130
110
110
1
5
40
130
40
130
0
0
5
t
DSU
Data Output Setup T ime
t
DH
Data Output Hold T ime
t
DD
t
DF
Data Delay T ime
Data Float T ime
20
20
NOT ES
1
CLK IN = 12.8 MHz.
2
CLK IN = 1 MHz.
3
FSI must be deasserted for at least two CLK IN periods prior to being asserted.
4
Comb Filter mode.
5
FIR Filter mode.
Specifications subject to change without notice.
(AV
DD
, DV
DD
= +5 V
6
10%, T
MN
to T
MAX
)—see Figures 14 through 18.
ABSOLUT E MAX IMUM RAT INGS*
AV
DD
to AGND . . . . . . . . . . . . . . . . . . . . . . .–0.3 V to +7.0 V
DV
DD
to DGND . . . . . . . . . . . . . . . . . . . . . .–0.3 V to +7.0 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±
0.3 V
Digital Inputs to DGND . . . . . . . . . . . . . . . . –0.3 V to DV
DD
Analog Inputs to AGND . . . . . . . . . . . . . . . . –0.3 V to AV
DD
REFIN to AGND . . . . . . . . . . . . . . . . . . . . .–0.3 V to +2.5 V
Soldering (10 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . +300
°
C
Storage T emperature . . . . . . . . . . . . . . . . . . –55
°
C to +150
°
C
*Stresses greater than those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. T his is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
WARNING!
ESD SENSITIVE DEVICE
C AUT ION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD776 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. T herefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7791 | Low Power, Buffered 24-Bit Sigma-Delta ADC |
| AD7791BRM | Low Power, Buffered 24-Bit Sigma-Delta ADC |
| AD7791BRM-REEL | Low Power, Buffered 24-Bit Sigma-Delta ADC |
| AD7799 | Low Power, 24-Bit/16-Bit Sigma-Delta ADC with In-Amp |
| AD7811YN | +2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7760 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7760BCP | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7760BCPZ | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7760BST | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7760BSV | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 MSPS, 20-Bit ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。