參數(shù)資料
型號(hào): AD776
廠商: Analog Devices, Inc.
英文描述: 16-Bit 100 kSPS Oversampling ADC(16位100kSPS過采樣A/D轉(zhuǎn)換器)
中文描述: 16位100 kSPS的采樣ADC的(16位100ksps的過采樣的A / D轉(zhuǎn)換器)
文件頁數(shù): 2/12頁
文件大?。?/td> 257K
代理商: AD776
AD776–SPECIFICATIONS
Parameter
REV. A
–2–
(T
MN
to T
MAX
; AV
DD
, DV
DD
= +5 V, FIR filter output mode unless otherwse noted)
Min
T yp
Max
Units
RESOLUT ION
T EMPERAT URE RANGE
T OT AL HARMONIC DIST ORT ION (T HD)
1, 2, 3
16
–40
–80
0.01
88
Bits
°
C
dB
%
dB
dB
dB
dB
+85
–83
0.003
90
86
72
–100
SIGNAL-T O-NOISE RAT IO (SNR)
1, 2
, f
S
= 48 kSPS
Signal to Noise Ratio (SNR)
1, 2
, f
S
= 100 kSPS
Comb Filter Mode, CLK IN = 12.8 MHz
PEAK SPURIOUS OR PEAK HARMONIC COMPONENT
INT ERMODULAT ION DIST ORT ION (IMD)
4
2nd Order Products
3rd Order Products
VOLT AGE REFERENCE OUT PUT (V
REF
)
MAX IMUM ANALOG INPUT RANGE
5
MAX IMUM INPUT SIGNAL
6
DC ACCURACY
1
Differential Nonlinearity
INL
Gain Error
Midscale Error
DIGIT AL FILT ER CHARACT ERIST ICS
Passband Ripple
Stopband Attenuation
POWER SUPPLY REQUIREMENT S
7
Analog Supply Voltage (AV
DD
)
Digital Supply Voltage (DV
DD
)
Analog Supply Current
Digital Supply Current
Power Consumption
8
Power Supply Rejection
9
–102
–98
AV
DD
×
0.4 V
2
×
V
REF
– 0.5
±
0.5 V
REF
dB
dB
V
V p-p
V p-p
(AV
DD
×
0.4) – 4%
(AV
DD
×
0.4) + 4%
±
0.5
2
1.0
0.5
LSB
LSB
%
%
0.001
–96
dB
dB
4.5
4.5
5.0
5.5
AV
DD
V
V
mA
mA
mW
dB
20
20
300
70
400
DIGITAL SPECIFICATIONS
Parameter
T est Conditions
Min
T yp
Max
Units
LOGIC INPUT S
V
IH
V
IL
I
IH
I
IL
C
IN
I
Z
LOGIC OUT PUT S
V
OH
V
OL
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Input Capacitance
Hi-Z Input Current for SDO
2.0
–0.5
V
DD
0.8
V
V
μ
A
μ
A
pF
μ
A
V
IH
= V
DD
V
IL
= 0 V
1
1
10
10
High Level Output Voltage
Low Level Output Voltage
I
OH
= 0.4 mA
I
OL
= 2.0 mA
2.4
V
V
0.5
NOT ES
1
At +25
°
C.
2
Analog Input = 1.2 V rms @ 10 kHz, V
= 2.5 V, CLK IN = 6.4 MHz.
3
T HD performance can be improved, depending upon the application, by making slight adjustments to the dc common-mode voltage at the analog inputs.
4
IMD measured at f
= 48 kHz and using 61.6 Hz and 986.4 Hz as the input tones (sum of the two peaks added to be –3 dB FS).
5
Applied differentially between AIN+ and AIN–.
6
T he input signal may be centered at any choice of dc offset voltage as long as peak values are bounded by the Maximum Analog Input Range value. Performance may
be improved by reducing the maximum input signal by 3 dB. For nominal operation, 2.5 V dc offset is recommended.
7
T he AD776 may be operated from a single +5 V supply.
8
AV
, DV
= 5.5 V; f = 12.8 MHz; T
A
= +85
°
C.
9
With external voltage reference.
Specifications subject to change without notice.
相關(guān)PDF資料
PDF描述
AD7791 Low Power, Buffered 24-Bit Sigma-Delta ADC
AD7791BRM Low Power, Buffered 24-Bit Sigma-Delta ADC
AD7791BRM-REEL Low Power, Buffered 24-Bit Sigma-Delta ADC
AD7799 Low Power, 24-Bit/16-Bit Sigma-Delta ADC with In-Amp
AD7811YN +2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7760 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7760BCP 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk
AD7760BCPZ 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk
AD7760BST 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk
AD7760BSV 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 MSPS, 20-Bit ADC