參數(shù)資料
型號(hào)： AD7765BRUZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 8/33頁(yè)
文件大?。?/td> 0K
描述： IC ADC 24BIT S/D 156KSPS 28TSSOP
標(biāo)準(zhǔn)包裝： 50
位數(shù)： 24
采樣率（每秒）： 156k
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 371mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 28-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 28-TSSOP
包裝： 管件
輸入數(shù)目和類(lèi)型： 1 個(gè)差分，單極；1 個(gè)差分，雙極
產(chǎn)品目錄頁(yè)面： 779 (CN2011-ZH PDF)
AD7765
Rev. A | Page 15 of 32
THEORY OF OPERATION
The AD7765 features an on-chip fully differential amplifier to
feed the Σ-Δ modulator pins, an on-chip reference buffer, and a
FIR filter block to perform the required digital filtering of the
Σ-Δ modulator output. Using this Σ-Δ conversion technique
with the added digital filtering, the analog input is converted
into an equivalent digital word.
Σ-Δ MODULATION AND DIGITAL FILTERING
The input waveform applied to the modulator is sampled, and
an equivalent digital word is output to the digital filter at a rate
equal to ICLK. By employing oversampling, the quantization
noise is spread across a wide bandwidth from 0 to fICLK. This
means that the noise energy contained in the signal band of
interest is reduced (see Figure 23). To further reduce the
quantization noise, a high order modulator is employed to
shape the noise spectrum so that most of the noise energy is
shifted out of the signal band (see Figure 24).
QUANTIZATION NOISE
fICLK/2
BAND OF INTEREST
06519-
012
Figure 23. Σ-Δ ADC, Quantization Noise
fICLK/2
NOISE SHAPING
BAND OF INTEREST
06519-
013
Figure 24. Σ-Δ ADC, Noise Shaping
fICLK/2
BAND OF INTEREST
DIGITAL FILTER CUTOFF FREQUENCY
06519-
014
Figure 25. Σ-Δ ADC, Digital Filter Cutoff Frequency
The digital filtering that follows the modulator removes the
large out-of-band quantization noise (see Figure 25) while also
reducing the data rate from fICLK at the input of the filter to
fICLK/128 or less at the output of the filter, depending on the
decimation rate used.
The AD7765 employs three FIR filters in series. By using
different combinations of decimation ratios, data can be
obtained from the AD7765 at three data rates.
The first filter receives data from the modulator at ICLK
MHz
where it is decimated 4× to output data at (ICLK/4)
MHz. The
second filter allows a choice of decimation rates: 16× or 32×.
The third filter has a fixed decimation rate of 2×. Table 6 shows
some characteristics of the digital filtering where ICLK =
MCLK/2. The group delay of the filter is defined to be the
delay to the center of the impulse response and is equal to the
computation plus the filter delays. The delay until valid data is
available (the FILTER-SETTLE status bit is set) is approximately
twice the filter delay plus the computation delay. This is listed in
terms of MCLK periods in Table 6.
0
–160
–140
–120
–100
–80
–60
–40
–20
0
300
250
200
150
100
50
AM
P
L
IT
UDE
(
d
B)
FREQUENCY (kHz)
PASS-BAND RIPPLE = 0.1dB
–0.1dB FREQUENCY = 125.1kHz
–3dB FREQUENCY = 128kHz
STOP BAND = 156.25kHz
06519-
015
Figure 26. Filter Frequency Response (156.25 kHz ODR)
Table 6. Configuration with Default Filter
ICLK
Frequency
Decimation
Rate
Data State
Computation
Delay
Filter Delay
SYNC
Pass-Band
Bandwidth
to
FILTER-SETTLE
Output Data Rate
(ODR)
20 MHz
128×
Fully filtered
3.1 s
174 s
14217 × tMCLK
62.5 kHz
156.25 kHz
20 MHz
256×
Fully filtered
4.65 s
346.8 s
27895 × tMCLK
31.25 kHz
78.125 kHz
12.288 MHz
128×
Fully filtered
5.05 s
283.2 s
14217 × tMCLK
38.4 kHz
96 kHz
12.288 MHz
256×
Fully filtered
7.57 s
564.5 s
27895 × tMCLK
19.2 kHz
48 kHz
相關(guān)PDF資料
PDF描述
HIN232IPZ IC 2DRVR/2RCVR RS232 5V 16-DIP
TAS5711PHPR IC AMP AUD DGTL 20W 2CH 48HTQFP
AD7899ARZ-1 IC ADC 14BIT 400KSPS 5V 28SOIC
HIN202ECBNZ IC 2DRVR/2RCVR RS232 5V 16-SOIC
HIN202CPZ IC TXRX RS-232 5V 16-PDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7765BRUZ-REEL7 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7766 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7766-1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7766-2 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7766BRUZ 功能描述:IC ADC 24BIT 128KSPS SAR 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*