- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375236 > AD7265 (Analog Devices, Inc.) Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7265 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| 中文描述： | 差分輸入，雙1 MSPS的12位，3通道SAR型ADC |
| 文件頁(yè)數(shù)： | 6/16頁(yè) |
| 文件大?。?/td> | 706K |
| 代理商： | AD7265 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD7265
Preliminary Technical Data
PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS
1
2
3
4
5
6
7
8
9
1
1
1
1
1
1
1
17
18
19
20
21
22
23
24
2
2
2
2
2
3
3
3
V
VA1
S
V
A2
AVDD
SGL/
AGND
D
AGND
REF SELECT
RANGE
A
PIN 1
IDENTIFIER
DGND
V
V
V
V
V
V
V
VA2
VB2
VB1
DCAPB
DCAPA
AGND
D
D
D
A1
Figure 2. AD7265 Pin Configuration
Table 4. AD7265 Pin Function Descriptions
Pin No.
Mnemonic
4, 20
D
CAP
A,
D
CAP
B
Description
Decoupling capacitors are connected to these pins to decouple the reference buffer for each respective ADC.. The
on-chip reference can be taken from these pins and applied externally to the rest of a system. The range of the
external reference is dependent on the analog input range selected. See the Reference Configuration Options
section.
Analog Inputs of ADC A. These may be programmed as six single-ended channels or three true differential analog
input channel pairs. See Table 6.
Analog Inputs of ADC B. These may be programmed as six single-ended channels or three true differential analog
input channel pairs. See Table 6.
Serial Clock. Logic Input. A serial clock input provides the SCLK for accessing the data from the AD7265. This clock
is also used as the clock source for the conversion process.
Analog Ground. Ground reference point for all analog circuitry on the AD7265. All analog input signals and any
external reference signal should be referred to this AGND voltage. All three of these AGND pins should connect to
the AGND plane of a system. The AGND and DGND voltages ideally should be at the same potential and must not
be more than 0.3 V apart, even on a transient basis.
Digital Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for all digital circuitry on the AD7265. The DV
DD
and AV
DD
voltages should ideally be at the same potential and must not be more than 0.3 V apart even on a
transient basis. This supply should be decoupled to DGND.
Logic power supply input. The voltage supplied at this pin determines at what voltage the interface will operate.
This pin should be decoupled to DGND. The voltage at this pin may be different to that at AV
DD
and DV
DD
but
should never exceed either by more than 0.3 V.
Digital Ground. This is the ground reference point for all digital circuitry on the AD7265. Both DGND pins should
connect to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential
and must not be more than 0.3 V apart, even on a transient basis.
Analog Supply Voltage, 2.7 V to 5.25 V. This is the only supply voltage for all analog circuitry on the AD7265. The
AV
DD
and DV
DD
voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a
transient basis. This supply should be decoupled to AGND.
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7265
and frames the serial data transfer.
Serial Data Outputs. The data output is supplied to this pin as a serial data stream. The bits are clocked out on the
falling edge of the SCLK input and 14 SCLKs are required to access the data. The data appears on both pins
simultaneously from the simultaneous conversions of both ADCs. The data stream consists of one leading zero
followed by one identification bit, followed by the 12 bits of conversion data. The data is provided MSB first. If CS
is held low for 16 SCLK cycles rather than 14, then two trailing zeros will appear after the 12 bits of data. If CS is
held low for a further 16 SCLK cycles after this on either D
OUT
A or D
OUT
B, the data from the other ADC follows on
the D
OUT
pin. This allows data from a simultaneous conversion on both ADCs to be gathered in serial format on
either D
OUT
A or D
OUT
B alone using only one serial port. See the Serial Interface section.
7–12
V
A1
–V
A6
18–13
V
B1
–V
B6
27
SCLK
5, 6, 19
AGND
32
DV
DD
31
V
DRIVE
1, 29
DGND
3
AV
DD
26
CS
30, 28
D
OUT
A,
D
OUT
B
Rev. PrA | Page 6 of 16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7265ACP | Low-Jitter, Precision Clock Generator with Four Outputs |
| AD7265ASU | Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7265BCP | Low-Jitter, Precision Clock Generator with Three Outputs |
| AD7265BSU | Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD73360(中文) | Six-Input Channel Analog Front End(通用6通道模擬輸入前端) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7265ACP | 制造商:Analog Devices 功能描述: |
| AD7265ASU | 制造商:Analog Devices 功能描述: |
| AD7265BCP | 制造商:Analog Devices 功能描述:ADC Dual SAR 1Msps 12-bit Serial 32-Pin LFCSP EP |
| AD7265BCPZ | 功能描述:IC ADC 12BIT SRL 1MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7265BCPZ-REEL | 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。