- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375236 > AD7265 (Analog Devices, Inc.) Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC PDF資料下載
參數(shù)資料
| 型號： | AD7265 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| 中文描述： | 差分輸入，雙1 MSPS的12位，3通道SAR型ADC |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 706K |
| 代理商： | AD7265 |
AD7265
Preliminary Technical Data
TRANSFER FUNCTIONS
The designed code transitions occur at successive integer LSB
values (i.e., 1 LSB, 2 LSB, and so on). The LSB size is V
REF
/4096.
The ideal transfer characteristic for the AD7265 when straight
binary coding is output is shown in Figure 6, and the ideal
transfer characteristic for the AD7265 when twos complement
coding is output is shown in Figure 7.
0
000...000
111...111
1LSB = V
REF
/4096
1LSB
V
REF
– 1LSB
ANALOG INPUT
A
0V
000...001
000...010
111...110
111...000
011...111
Figure 6. Straight Binary Transfer Characteristic
100...000
011...111
1LSB = 2
×
V
REF
/4096
+V
REF
– 1 LSB
–V
REF
+ 1LSB V
REF
– 1LSB
ANALOG INPUT
A
100...001
100...010
011...110
000...001
000...000
111...111
Figure 7. Twos Complement Transfer Characteristic with V
REF
±V
REF
Input
Range
DIGITAL INPUTS
The digital inputs applied to the AD7265 are not limited by the
maximum ratings that limit the analog inputs. Instead, the
digital inputs applied can go to 7 V and are not restricted by the
V
DD
+ 0.3 V limit as on the analog inputs. See the Absolute
Maximum Ratings. Another advantage of SCLK, RANGE,
A0–A2, and CS not being restricted by the V
DD
+ 0.3 V limit is
that power supply sequencing issues are avoided. If one of these
digital inputs is applied before V
DD
, there is no risk of latch-up,
as there would be on the analog inputs if a signal greater than
0.3 V were applied prior to V
DD
.
V
DRIVE
The AD7265 also has the V
DRIVE
feature, which controls the
voltage at which the serial interface operates. V
DRIVE
allows the
ADC to easily interface to both 3 V and 5 V processors. For
example, if the AD7265 was operated with a V
DD
of 5 V, the
V
DRIVE
pin could be powered from a 3 V supply, allowing a large
dynamic range with low voltage digital processors. For example,
the AD7265 could be used with the 2 × V
REF
input range, with a
V
DD
of 5 V while still being able to interface to 3 V digital parts.
Rev. PrA | Page 12 of 16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7265ACP | Low-Jitter, Precision Clock Generator with Four Outputs |
| AD7265ASU | Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD7265BCP | Low-Jitter, Precision Clock Generator with Three Outputs |
| AD7265BSU | Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
| AD73360(中文) | Six-Input Channel Analog Front End(通用6通道模擬輸入前端) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7265ACP | 制造商:Analog Devices 功能描述: |
| AD7265ASU | 制造商:Analog Devices 功能描述: |
| AD7265BCP | 制造商:Analog Devices 功能描述:ADC Dual SAR 1Msps 12-bit Serial 32-Pin LFCSP EP |
| AD7265BCPZ | 功能描述:IC ADC 12BIT SRL 1MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7265BCPZ-REEL | 功能描述:IC ADC 12BIT 3CHAN 1MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。