- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8897 > AD1954YSTZ (Analog Devices Inc)IC DAC AUDIO 3CHAN 26BIT 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1954YSTZ |
| 廠(chǎng)商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 11/36頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC AUDIO 3CHAN 26BIT 48LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SigmaDSP® |
| 位數(shù)： | 26 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 3 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 510mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤(pán) |
| 輸出數(shù)目和類(lèi)型： | 6 電壓，單極 |
| 采樣率（每秒）： | 48k |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
AD1954
–19–
BYTE 0
BYTE 1
BYTE 4
CDATA
CCLK
CLATCH
Figure 16. Sample of SPI Write Format (Single-Write Mode)
BYTE 0
CDATA
CCLK
CLATCH
COUT
BYTE 1
HI-Z
DATA
XXX
DATA
HI-Z
SPI PORT
Overview
The AD1954 has many different control options. Most signal
processing parameters are controlled by writing new values to
the parameter RAM using the SPI port. Other functions, such as
volume and de-emphasis filtering, are programmed by writing to
the SPI control registers.
The SPI port uses a 4-wire interface, consisting of CLATCH,
CCLK, CDATA, and COUT signals.The CLATCH signal goes
low at the beginning of a transaction and high at the end of a
transaction.The CCLK signal latches the serial input data on a
low-to-high transition.The CDATA signal carries the serial input
data, and the COUT signal is the serial output data.The COUT
signal remains three-stated until a read operation is requested.
This allows other SPI compatible peripherals to share the same
readback line.
The SPI port is capable of full read/write operation for all of the
memories (parameter and program) and some of the SPI registers
(Control Register 1 and the data capture registers).The memories
may be accessed in both a single address mode or in burst mode.
All SPI transactions follow the same basic format that is shown in
Table I.
Table I. SPI Word Format
Byte 0
Byte 1
Byte 2
Byte 3
Byte 4
00000, R/W
00000, R/
00000, R/ , Addr[9:8] Addr[7:0] Data
Data
The R/W
The R/
bit is low for a write and high for a read operation.
W
The 10-bit address word is decoded into either a location in one
of the two memories (parameter or program) or one of the SPI
registers.The number of data bytes varies according to the regis-
ter or memory being accessed. In burst-write mode (available for
loading the RAMs only), an initial address is given followed by a
continuous sequence of data for consecutive RAM locations.The
detailed data format diagram for continuous-mode operation is
given in SPI read/write data formats.
A sample timing diagram for a single SPI write operation to the
parameter RAM is shown in Figure 16.
A sample timing diagram of a single SPI read operation is shown
in Figure 17.The COUT pin goes from three-state to driven at
the beginning of Byte 2. Bytes 0 and 1 contain the address and
R/W
R/
bit, and Bytes 2 through 4 carry the data.The exact format
W
is shown in Tables VIII to XIX.
The AD1954 has several mechanisms for updating signal-processing
parameters in real time without causing loud pops or clicks. In
cases where large blocks of data need to be downloaded, the DSP
core can be shut down and new data loaded, and then the core
can be restarted.The shutdown and restart mechanisms employ a
gradual volume ramp to prevent clicks and pops. In cases where
only a few parameters need to be changed (e.g., a single biquad
filter), a safeload mechanism is used, which allows a block of SPI
registers to be transferred to the parameter RAM within a single
audio frame while the core is running.The safeload mode uses
internal logic to prevent contention between the DSP core and
the SPI port.
REV. A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27508E18B11A | CONN HSG RCPT 11POS BOX MNT PIN |
| VI-BVX-MY-F1 | CONVERTER MOD DC/DC 5.2V 50W |
| VI-JWH-MZ-F3 | CONVERTER MOD DC/DC 52V 25W |
| VI-B7N-MY-F3 | CONVERTER MOD DC/DC 18.5V 50W |
| MS27497T12F35SBLC | CONN HSG RCPT 22POS WALL MT SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1954YSTZRL | 功能描述:IC DAC AUDIO 3CHAN 26BIT 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD1954YSZ | 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 44-Pin MQFP |
| AD1955 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:High Performance Multibit DAC with SACD Playback |
| AD1955ARS | 制造商:Rochester Electronics LLC 功能描述:24 BIT 192KHZ DAC 123 DB DNR WITH SACD - Bulk 制造商:Analog Devices 功能描述:IC DAC 24-BIT |
| AD1955ARSRL | 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:24 BIT 192KHZ DAC 123 DB DNR WITH SACD - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。