參數(shù)資料
型號: AD14160L
廠商: Analog Devices, Inc.
英文描述: Quad-SHARC DSP Multiprocessor Family
中文描述: 四SHARC處理器DSP的多處理器家族
文件頁數(shù): 32/52頁
文件大小: 1193K
代理商: AD14160L
AD14160/AD14160L
–32–
REV. A
CLKIN
LCLK
LDAT(3:0)
LACK
LCLK 1x
OR
LCLK 2x
CLKIN
LDAT(3:0)
LACK (IN)
LCLK 1x
OR
LCLK 2x
LDAT(3:0)
LACK (OUT)
THE
t
SLACH
REQUIREMENT APPLIES TO THE RISING EDGE OF LCLK ONLY FOR THE FIRST NIBBLE TRANSMITTED.
CLKIN
TRANSMIT
t
DLDCH
t
HLDCH
t
DLCLK
t
LCLKTWH
t
LCLKTWL
t
SLACH
t
HLACH
t
DLACLK
t
SLDCL
t
HLDCL
t
LCLKRWH
t
DLAHC
t
DLALC
LINK PORT ENABLE OR THREE-STATE TAKES EFFECT 2 CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.
t
ENDLK
t
TDLK
RECEIVE
LINK PORT ENABLE/THREE-STATE DELAY FROM INSTRUCTION
t
LCLKRWL
t
LCLKIW
CLKIN
t
SLCK
t
HLCK
LINK PORT INTERRUPT SETUP TIME
LCLK
LACK
LAST NIBBLE
TRANSMITTED
FIRST NIBBLE
TRANSMITTED
LCLK INACTIVE
(HIGH)
OUT
IN
LACK GOES LOW ONLY AFFTER THE SECOND NIBBLE IS RECEIVED.
Figure 22. Link Ports
相關(guān)PDF資料
PDF描述
AD14160LBB-4 ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86%
AD14160LKB-4 Quad-SHARC DSP Multiprocessor Family
AD1555-AD1556 24-Bit ADC WITH LOW NOISE PGA
AD1555AP 24-Bit ADC WITH LOW NOISE PGA
AD1555APRL 24-Bit ADC WITH LOW NOISE PGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD14160LBB-4 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family
AD14160LKB-4 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD142 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 80V V(BR)CEO | 10A I(C) | TO-3
AD143 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 40V V(BR)CEO | 10A I(C) | TO-3
AD-1432-ACD10FT-LPG-HOSE 制造商:TE Connectivity 功能描述: