- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379552 > A60Q30-2 (Electronic Theatre Controls, Inc.) SEMICONDUCTOR PROTECTION FUSES PDF資料下載
參數(shù)資料
| 型號(hào)： | A60Q30-2 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | 保險(xiǎn)絲 |
| 英文描述： | SEMICONDUCTOR PROTECTION FUSES |
| 中文描述： | 半導(dǎo)體保護(hù)保險(xiǎn)絲 |
| 文件頁數(shù)： | 21/61頁 |
| 文件大?。?/td> | 2024K |
| 代理商： | A60Q30-2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
BCRTM-21
5.2 Hardware Interface
The BCRTM provides a simple subsystem interface and
facilitates DMA arbitration. The user can configure the
BCRTM to operate in a variety of memory-processor
environments including pseudo-dual-port RAM and
standard DMA configurations.
For complete circuit description, such as arbitration logic
and I/O, please refer to the appropriate application note.
5.3 CPU Interconnection
Pseudo-Dual-Port RAM Configuration
The BCRTM’s Address and Data buses connect directly to
RAM, with buffers isolating the BCRTM’s buses from those
of the host CPU (figures 3a and 3b). The CPU’s memory
control signals (RD, WR, and MEMCSI) pass through the
BCRTM and connect to memory as RRD, RWR, and
MEMCSO.
Standard DMA Configuration
The BCRTM’s and CPU’s data, address, and control signals
are connected to each other as shown in figures 3c and 3d.
The RWR, RRD, and MEMCSO are activated after DMAG
is asserted.
In either case, the BCRTM’s Address and Data buses remain
in a high-impedance state unless the CS and RD
signals are active, indicating a host register access; or
TSCTL is asserted, indicating a memory access by the
BCRTM. CPU attempts to access BCRTM registers are
ignored during BCRTM memory access. Inhibit DMA
transfers by using the Busy function in the Remote Terminal
Address Register while operating in the Remote
Terminal mode.
The designer can use TSCTL to indicate when the BCRTM
is accessing memory or when the CPU can access memory.
AEN is also available (use is optional), giving the CPU
control over the BCRTM’s Address bus. A DMA Burst
(BURST) signal indicates multiple DMA accesses.
Register Access
Registers 0 through 13 are accessed with the decode of the
four LSBs of the Address bus (A0-A3) and asserting CS.
1553 BUS
BUS B
BUS A
XFMR
XFMR
(DUAL REDUNDANT)
BCRTM
CONTROL/ARBITRATION
CONTROL
CPU
HOST
BUFFERS
16 ADDRESS
16 DATA
RAM
DUAL
TRANSCEIVER
TRANSMITTER
TIMEOUT
Figure 3b. CPU/BCRTM Interface -- Pseudo-Dual-Port RAM Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A60Q | SEMICONDUCTOR PROTECTION FUSES |
| A60Q10-2 | SEMICONDUCTOR PROTECTION FUSES |
| A60Q12-2 | SEMICONDUCTOR PROTECTION FUSES |
| A60Q15-2 | SEMICONDUCTOR PROTECTION FUSES |
| A60Q20-2 | SEMICONDUCTOR PROTECTION FUSES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A60Q35-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SEMICONDUCTOR PROTECTION FUSES |
| A60Q40-2 | 制造商:Ferraz Shawmut 功能描述: |
| A60Q5-2 | 制造商:Ferraz Shawmut 功能描述: |
| A60Q6-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SEMICONDUCTOR PROTECTION FUSES |
| A60Q8-2 | 制造商:Ferraz Shawmut 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。