- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379552 > A60Q30-2 (Electronic Theatre Controls, Inc.) SEMICONDUCTOR PROTECTION FUSES PDF資料下載
參數(shù)資料
| 型號： | A60Q30-2 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | 保險絲 |
| 英文描述： | SEMICONDUCTOR PROTECTION FUSES |
| 中文描述： | 半導(dǎo)體保護(hù)保險絲 |
| 文件頁數(shù)： | 15/61頁 |
| 文件大小： | 2024K |
| 代理商： | A60Q30-2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
BCRTM-15
#8 High-Priority Interrupt Status/Reset Register
When a High-Priority Interrupt is asserted, this register indicates the event that caused it. To clear the interrupt signal and reset
the bit, write a “1” to the appropriate bit. See the corresponding bit definitions of Register 7, High-Priority Interrupt Enable
Register.
Bit
Number
Description
BITs 15-9
BIT 8
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Reserved.
Data Overrun.
Illogical Command.
Dynamic Bus Control Mode Received
Subsystem Fail.
End of BIT.
BIT Word Fail.
End of Command Block.
Message Error.
Standard Interrupt. The BCRTM sets this bit when any Standard Interrupt occurs, providing bit 0 of Register 7
is enabled.(Reset
STDINTL
output.)
#9 Standard Interrupt Enable Register
This register enables Standard Interrupt logging for any of the following enabled events (Standard Interrupt logging can also
occur for events enabled in the BC Command Block or RT Subaddress/Mode Code Descriptor):
Bit
Number
Description
BITs 15-6
BIT 5
Reserved.
(RT) Illegal Broadcast Command. When set, this bit enables an interrupt indicating that an Illegal Broadcast
Command has been received.
(RT) Illegal Command. When set, this bit enables an interrupt indicating that an illegal command has been
received.
(BC) Polling Comparison Match. This enables an interrupt indicating that a polling event has occurred. The user
must also set bit 12 in the BC Command Block Control Word for this interrupt to occur.
(BC) Retry Fail. This bit enables an interrupt indicating that all the programmed number of retries have failed.
(BC, RT,M) Message Error Event. This bit enables a standard interrupt for message errors.
(BC,M) Command Block Interrupt and Continue. This bit enables an interrupt indicating that a Command
Block, with the Interrupt and Continue Function enabled, has been executed.
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A60Q | SEMICONDUCTOR PROTECTION FUSES |
| A60Q10-2 | SEMICONDUCTOR PROTECTION FUSES |
| A60Q12-2 | SEMICONDUCTOR PROTECTION FUSES |
| A60Q15-2 | SEMICONDUCTOR PROTECTION FUSES |
| A60Q20-2 | SEMICONDUCTOR PROTECTION FUSES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A60Q35-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SEMICONDUCTOR PROTECTION FUSES |
| A60Q40-2 | 制造商:Ferraz Shawmut 功能描述: |
| A60Q5-2 | 制造商:Ferraz Shawmut 功能描述: |
| A60Q6-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SEMICONDUCTOR PROTECTION FUSES |
| A60Q8-2 | 制造商:Ferraz Shawmut 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。