- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄223291 > A1400AMT3C (ADVANCED MICRO DEVICES INC) 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA453 PDF資料下載
參數(shù)資料
| 型號(hào)： | A1400AMT3C |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA453 |
| 封裝： | STAGGERED, CERAMIC, PGA-453 |
| 文件頁(yè)數(shù)： | 46/90頁(yè) |
| 文件大?。?/td> | 1497K |
| 代理商： | A1400AMT3C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)
36
Signal and Power-Up Requirements
Chapter 8
AMD Athlon Processor Model 4 Data Sheet
23792I—June 2001
Preliminary Information
Power-Up Timing Requirements. T h e f o ll o w ing si gnal timing
requirements correspond to numbers 1-6 in Figure 10 on
1. RESET# must be asserted before PWROK is asserted
The AMD Athlon Processor Model 4 does not set the correct
clock multiplier if PWROK is asserted prior to a RESET#
assertion. It is recommended that RESET# be asserted at
least 10ns prior to the assertion of PWROK.
In practice, Southbridges assert RESET# milliseconds
before PWROK is deasserted.
2. All
motherboard
voltage
planes
must
be
within
specification before PWROK is asserted.
PWROK is an output of the voltage regulation circuit on the
motherboard. PWROK indicates that VCC_CORE and all
other voltage planes in the system are within specification.
The motherboard is required to delay PWROK assertion for
a minimum of 3 milliseconds from the 3.3V supply being
within specification. This ensures that the system clock
(SYSCLK/SYSCLK#) is operating within specification when
PWROK is asserted.
The processor core voltage, VCC_CORE, must be within
specification as dictated by the VID[4:0] pins driven by the
processor before PWROK is asserted. Before PWROK
assertion, the AMD Athlon processor is clocked by a ring
oscillator.
The AMD Athlon processor PLL is powered by VCCA. The
processor PLL does not lock if VCCA is not high enough for
the processor logic to switch for some period before PWROK
is asserted. VCCA must be within spec at least 5
microseconds before PWROK is asserted.
In practice VCCA, VCC_CORE, and all other voltage planes
must be within specification be for several milliseconds
before PWROK is asserted.
After PWROK is asserted, the processor PLL locks to its
operational frequency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A1A1-0001-01 | FEMALE, RF STRAIGHT ADAPTER |
| A213SYZQ | TOGGLE SWITCH, SP3T, LATCHED AND MOMENTARY, 2A, 30VDC, PANEL MOUNT-THREADED |
| A22E-MK-11 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT |
| A22E-SK-11 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT |
| A22K-2AL-11 | ROTARY SWITCH-2POSITIONS, SPST, LATCHED, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A1400HS 20 | 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL |
| A1400HS 20EG | 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL |
| A1400HS KIT | 制造商:Thomas & Betts 功能描述:6" LENGTH STRUT, GOLDGALV |
| A1400P 10 | 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL |
| A1400P 10HDG | 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。