- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223291 > A1400AMT3C (ADVANCED MICRO DEVICES INC) 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA453 PDF資料下載
參數(shù)資料
| 型號： | A1400AMT3C |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA453 |
| 封裝： | STAGGERED, CERAMIC, PGA-453 |
| 文件頁數(shù)： | 17/90頁 |
| 文件大小： | 1497K |
| 代理商： | A1400AMT3C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
10
Power Management
Chapter 4
AMD Athlon Processor Model 4 Data Sheet
23792I—June 2001
Preliminary Information
Th e fo llowing paragraphs descr i be each of the powe r
management states.
Note: In all power management states, the system must not
disable the system clock (SYSCLK/SYSCLK#) to the
processor.
Working State
The Working state refers to the state in which the processor is
executing instructions.
Halt State
When the AMD Athlon Processor Model 4 executes the HLT
instruction, the processor issues a Halt special cycle to the
system bus. The phase-lock loop (PLL) continues to run,
enabling the processor to monitor bus activity and provide a
quick resume from the Halt state. The processor enters a lower
power state if the system logic (Northbridge) disconnects the
AMD Athlon system bus in response to the Halt special cycle.
The Halt state is exited when the processor detects the
assertion of INIT#, RESET#, SMI#, or an interrupt via the INTR
or NMI pins, or via a local APIC interrupt message.
Stop Grant States
The AMD Athlon Processor Model 4 enters the Stop Grant state
upon recognition of assertion of STPCLK# input. There are two
mechanisms for asserting STPCLK# – hardware and software.
The Southbridge can force STPCLK# assertion for throttling to
protect the processor from exceeding its maximum case
temperature. This task is accomplished by asserting the
THERM# input to the Southbr idge. Thro ttl ing ass er ts
STPCLK# for a percentage of a predefined throttling period:
STPCLK# is repetitively asserted and deasserted until the
THERM# pin is deasserted.
Software can force the processor into the Stop Grant state by
accessing ACPI-defined registers typically located in the
Southbridge. Software places the processor in C2 by reading
the PLVL_2 register in the Southbridge. In C2, probes are
allowed, as shown in Figure 3 on page 9.
If an ACPI Thermal Zone is defined for the processor, the OS
can initiate throttling with STPCLK# using the ACPI defined
P_CNT register in the Southbridge. The processor enters the
P robe sta t e to s e rv i c e ca ch e sno o ps i n i t ia ted by the
Northbridge during Stop Grant for C2 or throttling.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A1A1-0001-01 | FEMALE, RF STRAIGHT ADAPTER |
| A213SYZQ | TOGGLE SWITCH, SP3T, LATCHED AND MOMENTARY, 2A, 30VDC, PANEL MOUNT-THREADED |
| A22E-MK-11 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT |
| A22E-SK-11 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT |
| A22K-2AL-11 | ROTARY SWITCH-2POSITIONS, SPST, LATCHED, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A1400HS 20 | 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL |
| A1400HS 20EG | 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL |
| A1400HS KIT | 制造商:Thomas & Betts 功能描述:6" LENGTH STRUT, GOLDGALV |
| A1400P 10 | 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL |
| A1400P 10HDG | 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。