參數資料
型號: A1400AMT3C
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA453
封裝: STAGGERED, CERAMIC, PGA-453
文件頁數: 19/90頁
文件大?。?/td> 1497K
代理商: A1400AMT3C
12
Power Management
Chapter 4
AMD Athlon Processor Model 4 Data Sheet
23792I—June 2001
Preliminary Information
4.2
Connect and Disconnect Protocol
Significant power savings of the AMD Athlon processor model 4
only occurs if the processor is disconnected from the system bus
by the Northbridge while in the Halt or Stop Grant state. The
Northbridge can optionally initiate a bus disconnect upon the
receipt of a Halt or Stop Grant special cycle. The option of
disconnecting is controlled by an enable bit in the Northbridge.
If the Northbridge requires the processor to service a probe
after the system bus has been disconnected, it must first
initiate a system bus connect.
Connect Protocol
In addition to the legacy STPCLK# signal and the Halt and Stop
Grant special cycles, the AMD Athlon system bus connect
protocol includes the CONNECT, PROCRDY, and CLKFWDRST
signals and a Connect special cycle.
AMD Athlon system bus disconnects are initiated by the
Northbridge in response to the receipt of a Halt or Stop Grant
special cycle. Reconnect is initiated by the processor in
response to an interrupt for Halt, STPCLK# deassertion, or by
the Northbridge to service a probe.
The Northbridge contains BIOS programmable registers to
enable the system bus disconnect in response to Halt and Stop
Grant special cycles. When the Northbridge receives the Halt or
Stop Grant special cycle from the processor and, if there are no
outstanding probes or data movements, the Northbridge
deasserts CONNECT a minimum of eight SYSCLK periods after
the last command sent to the processor. The processor detects
the deassertion of CONNECT on a rising edge of SYSCLK, and
deasserts PROCRDY to the Northbridge. In return, the
No rthbridg e as se rts CLK F WD R S T in anticipa tio n of
reestablishing a connection at some later point.
Note: The Northbridge must disconnect the processor from the
AMD Athlon system bus before issuing the Stop Grant
special cycle to the PCI bus, or passing the Stop Grant
special cycle to the Southbridge for systems that connect to
the Southbridge with HyperTransport technology.
This note applies to current chipset implementation:
alternate chipset implementations that do not require this
are possible.
相關PDF資料
PDF描述
A1A1-0001-01 FEMALE, RF STRAIGHT ADAPTER
A213SYZQ TOGGLE SWITCH, SP3T, LATCHED AND MOMENTARY, 2A, 30VDC, PANEL MOUNT-THREADED
A22E-MK-11 PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT
A22E-SK-11 PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT
A22K-2AL-11 ROTARY SWITCH-2POSITIONS, SPST, LATCHED, PANEL MOUNT
相關代理商/技術參數
參數描述
A1400HS 20 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL
A1400HS 20EG 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL
A1400HS KIT 制造商:Thomas & Betts 功能描述:6" LENGTH STRUT, GOLDGALV
A1400P 10 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL
A1400P 10HDG 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL