參數(shù)資料
型號(hào): 97SD3248RPMK
廠商: MAXWELL TECHNOLOGIES
元件分類: DRAM
英文描述: 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132
封裝: STACK, QFP-132
文件頁數(shù): 32/40頁
文件大?。?/td> 758K
代理商: 97SD3248RPMK
97SD3248
M
em
o
ry
38
All data sheets are subject to change without notice
2004 Maxwell Technologies
All rights reserved.
1.5Gb (8-Meg X 48-Bit X 4-Banks) SDRAM
03.25.04 Rev 1
Note: All dimensions in inches.
132-LEAD QUAD RAD-STACK PACKAGE
SYMBOL
DIMENSION (INCHES)
MIN
NOM
MAX
A
.385
.398
.411
b
.006
.008
.010
c
.005
.006
.008
D
1.337
1.350
1.363
D1
.795
.800
.805
e
.025
S1
.266
F1
.997
1.000
1.003
L
2.485
2.500
2.505
L1
1.685
1.700
1.715
A1
.355
.368
.381
X
1.030
1.040
1.050
Y
.965
.975
.985
Z
.060
.065
.070
U
1.160
1.260
1.360
V
1.160
1.360
N
132
相關(guān)PDF資料
PDF描述
97U870AKIT 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40
97U870AH 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52
97U870AHIT 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52
97U870AKT 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40
97U870AHT 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
97SD3248RPQE 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks
97SD3248RPQH 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks
97SD3248RPQI 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks
97SD3248RPQK 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks
97SG-1 制造商:EECO Switch 功能描述: