參數(shù)資料
型號(hào): 935269343557
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP160
封裝: 28 X 28 MM, 3.40 MM HEIGHT, ROHS COMPLIANT, PLASTIC, SOT322-2, MS-022, QFP-160
文件頁數(shù): 85/143頁
文件大?。?/td> 696K
代理商: 935269343557
2004 Aug 25
46
Philips Semiconductors
Product specication
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
7.6
General Purpose Inputs/Outputs (GPIO)
7.6.1
GENERAL
The SAA7146A has four general purpose I/O pins. For example, they could be used to signal to other devices a
power-down mode or to map an internal status bit to it.
Table 42 GPIO registers
Table 43 GPIO control register
7.7
Event counter
The event counters in the SAA7146A provide the possibility of obtaining a statistical look at the different interrupt sources.
For this purpose six counters are implemented in two registers (EC1R and EC2R). Each register contains one 12-bit
counter and two 10-bit counters. To be flexible in the information collected in the counters it is possible to map each
status bit to any counter. This is done via the Event Counter Source Select Register (ECSSR). The four 10-bit counters
and the two 12-bit counters are able to select one of the 64 possible sources (see Table 47). In addition to the counting,
it is possible to generate interrupts via threshold values for the counters. These thresholds are kept in the two Event
Threshold Registers (ET1R and ET2R). If a counter exceeds its threshold, it is reset to zero and the corresponding status
bit is set.
Table 44 Event Counter set 1 Register (EC1R)
OFFSET
(HEX)
NAME
BIT
TYPE
DESCRIPTION
E0
GPIO3
31 to 24
RW
GPIO3 control register
GPIO2
23 to 16
RW
GPIO2 control register
GPIO1
15 to 8
RW
GPIO1 control register
GPIO0
7 to 0
RW
GPIO0 control register
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
DESCRIPTION
0
XXXX
input, no interrupt condition
0
1
XXXX
input, rising edge is interrupt condition
0
1
0
XXXX
input, falling edge is interrupt condition
0
1
XXXX
input, both edges are interrupt condition
0
1
X
0
XXXX
output, xed constant LOW
0
1
X
1
XXXX
output, xed constant HIGH
1
0
XXXXXX
reserved
1
SBA[5]
SBA[4]
SBA[3]
SBA[2]
SBA[1]
SBA[0]
output, monitoring the selected status bits of
PSR or SSR; see Table 48
OFFSET
(HEX)
NAME
BIT
TYPE
DESCRIPTION
118
EC2 [9:0]
31 to 22
R
Event Counter Two: this is the second 10-bit counter
EC1 [9:0]
21 to 12
R
Event Counter One: this is the rst 10-bit counter
EC0 [11:0] 11 to 0
R
Event Counter Zero: this is the rst 12-bit counter
相關(guān)PDF資料
PDF描述
935269481115 0.3 A SWITCHING REGULATOR, 57.5 kHz SWITCHING FREQ-MAX, PDSO5
935269480115 0.3 A SWITCHING REGULATOR, 57.5 kHz SWITCHING FREQ-MAX, PDSO5
935269479115 0.3 A SWITCHING REGULATOR, 57.5 kHz SWITCHING FREQ-MAX, PDSO5
935269476115 0.3 A SWITCHING REGULATOR, 57.5 kHz SWITCHING FREQ-MAX, PDSO5
935269478115 0.3 A SWITCHING REGULATOR, 57.5 kHz SWITCHING FREQ-MAX, PDSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935269544557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3
935269987557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA