參數(shù)資料
型號: 87LPC769
廠商: NXP Semiconductors N.V.
英文描述: Low power, low price, low pin count(20 pin) microcontroller with 4 kB OTP and 8-bit A/D,and DAC(帶4 kB OTP、8位A/D和D/A轉換的低功耗,低價格,少引腳(20引腳)的微控制器)
中文描述: 低功耗,低價格,低引腳數(shù)(20針)與4 KB的檢察官辦公室和8位A / D,和DAC(帶4 KB的檢察官辦公室,8位微控制器的A / D和的D / A轉換的低功耗,低價格,少引腳(20引腳)的微控制器)
文件頁數(shù): 40/61頁
文件大?。?/td> 275K
代理商: 87LPC769
Philips Semiconductors
Preliminary specification
87LPC769
Low power, low price, low pin count (20 pin)
microcontroller with 4 kB OTP 8-bit A/D, and DAC
2000 Apr 26
37
Serial Port Control Register (SCON)
The serial port control and status register is the Special Function
Register SCON, shown in Figure 31. This register contains not only
the mode selection bits, but also the 9th data bit for transmit and
receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).
The Framing Error bit (FE) allows detection of missing stop bits in
the received data stream. The FE bit shares the bit position SCON.7
with the SM0 bit. Which bit appears in SCON at any particular time
is determined by the SMOD0 bit in the PCON register. If SMOD0 =
0, SCON.7 is the SM0 bit. If SMOD0 = 1, SCON.7 is the FE bit.
Once set, the FE bit remains set until it is cleared by software. This
allows detection of framing errors for a group of characters without
the need for monitoring it for every character individually.
BIT
SCON.7
SYMBOL
FE
FUNCTION
Framing Error. This bit is set by the UART receiver when an invalid stop bit is detected. Must be
cleared by software. The SMOD0 bit in the PCON register must be 1 for this bit to be accessible.
See SM0 bit below.
With SM1, defines the serial port mode. The SMOD0 bit in the PCON register must be 0 for this bit
to be accessible. See FE bit above.
With SM0, defines the serial port mode (see table below).
UART Mode
Baud Rate
0: shift register
CPU clock/6
1: 8-bit UART
Variable (see text)
2: 9-bit UART
CPU clock/32 or CPU clock/16
3: 9-bit UART
Variable (see text)
Enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set
to 1, then Rl will not be activated if the received 9th data bit (RB8) is 0. In Mode 1, if SM2=1 then RI
will not be activated if a valid stop bit was not received. In Mode 0, SM2 should be 0.
Enables serial reception. Set by software to enable reception. Clear by software to disable reception.
The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, it SM2=0, RB8 is the stop bit that
was received. In Mode 0, RB8 is not used.
Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning
of the stop bit in the other modes, in any serial transmission. Must be cleared by software.
Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through
the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by
software.
SCON.7
SM0
SCON. 6
SM1
SM0, SM1
0 0
0 1
1 0
1 1
SM2
SCON.5
SCON.4
SCON.3
SCON.2
REN
TB8
RB8
SCON.1
TI
SCON.0
RI
RI
SU01157
TI
RB8
TB8
REN
SM2
SM1
SM0/FE
0
1
2
3
4
5
6
7
SCON
Reset Value: 00h
Bit Addressable
Address: 98h
Figure 31. Serial Port Control Register (SCON)
相關PDF資料
PDF描述
87N-1000A-0C Signal Conditioner
87N-1000A-0L Signal Conditioner
87N-1000A-0P Signal Conditioner
87N-1000A-0R Signal Conditioner
87N-1000S-4L Signal Conditioner
相關代理商/技術參數(shù)
參數(shù)描述
87MCW4MD 制造商:Siemens 功能描述:
87MCW4MF 制造商:Siemens 功能描述:
87MCW4MG 制造商:Siemens 功能描述:
87MCW4MH 制造商:Siemens 功能描述:
87MCW4MJ 制造商:Siemens 功能描述: