參數(shù)資料
型號(hào)： 87LPC769
廠商： NXP Semiconductors N.V.
英文描述： Low power, low price, low pin count(20 pin) microcontroller with 4 kB OTP and 8-bit A/D,and DAC(帶4 kB OTP、8位A/D和D/A轉(zhuǎn)換的低功耗，低價(jià)格，少引腳（20引腳）的微控制器)
中文描述： 低功耗，低價(jià)格，低引腳數(shù)（20針）與4 KB的檢察官辦公室和8位A / D，和DAC（帶4 KB的檢察官辦公室，8位微控制器的A / D和的D / A轉(zhuǎn)換的低功耗，低價(jià)格，少引腳（20引腳）的微控制器）
文件頁(yè)數(shù)： 13/61頁(yè)
文件大小： 275K
代理商： 87LPC769
Philips Semiconductors
Preliminary specification
87LPC769
Low power, low price, low pin count (20 pin)
microcontroller with 4 kB OTP 8-bit A/D, and DAC
2000 Apr 26
10
ADCON
Address: C0h
Bit addressable
Reset Value: 00h
BIT
SYMBOL
FUNCTION
ADCON.7
ENADC
When ENADC = 1, the A/D is enabled and conversions may take place. Must be set 10
microseconds before a conversion is started. ENADC cannot be cleared while ADCS or ADCI
are 1.
ADCON.6
ENDAC1
When ENDAC=1, DAC1 is enabled to provide an analog output voltage. Refer to the section
Digital to Analog Converter (DAC) Outputs for details.
ADCON.5
ENDAC0
When ENDAC=1, DAC0 is enabled to provide an analog output voltage. Writable while ADCS
and ADCI are 0. Refer to the section Digital to Analog Converter (DAC) Outputs for details.
ENADC and ENDAC0 should not be set at the same time.
ADCON.4
ADCI
A/D conversion complete/interrupt flag. This flag is set when an A/D conversion is completed.
This bit will cause a hardware interrupt if enabled and of sufficient priority. Must be cleared by
software.
ADCON.3
ADCS
A/D start. Setting this bit by software starts the conversion of the selected A/D input. ADCS
remains set while the A/D conversion is in progress and is cleared automatically upon
completion. While ADCS or ADCI are one, new start commands are ignored.
ADCI, ADCS
A/D Status
0 0
A/D not busy, a conversion can be started.
0 1
A/D busy, the start of a new conversion is blocked.
1 0
An A/D conversion is complete. ADCI must be cleared prior to starting a new conversion.
1 1
An A/D conversion is complete. ADCI must be cleared prior to starting a new conversion. This
state exists for one machine cycle as an A/D conversion is completed.
ADCON.2
RCCLK
When RCCLK = 0, the CPU clock is used as the A/D clock. When RCCLK = 1, the internal RC
oscillator is used as the A/D clock. This bit is writable while ADCS and ADCI are 0.
ADCON.1, 0
AADR1,0
Along with AADR0, selects the A/D channel to be converted. These bits can only be written
while ADCS and ADCI are 0.
AADR1, AADR0
A/D Input Selected
0 0
AD0 (P0.3).
0 1
AD1 (P0.4).
1 0
AD2 (P0.5).
1 1
AD3 (P0.6).
7
6
5
4
3
2
1
0
ENADC ENDAC1 ENDAC0
ADCI
ADCS
RCCLK
AADR1
AADR0
SU01370
Figure 2. A/D Control Register (ADCON)
A/D Timing
The A/D may be clocked in one of two ways. The default is to use
the CPU clock as the A/D clock source. When used in this manner,
the A/D completes a conversion in 31 machine cycles. The A/D may
be operated up to the maximum CPU clock rate of 20 MHz, giving a
conversion time of 9.3
μ
s. The formula for calculating A/D
conversion time when the CPU clock runs the A/D is: 186
μ
s / CPU
clock rate (in MHZ). To obtain accurate A/D conversion results, the
CPU clock must be at least 1 MHz.
The A/D may also be clocked by the on-chip RC oscillator, even if
the RC oscillator is not used as the CPU clock. This is accomplished
by setting the RCCLK bit in ADCON. This arrangement has several
advantages. First, the A/D conversion time is faster at lower CPU
clock rates. Also, the CPU may be run at speeds below 1 MHz
without affecting A/D accuracy. Finally, the Power Down mode may
be used to completely shut down the CPU and its oscillator, along
with other peripheral functions, in order to obtain the best possible
A/D accuracy. This should not be used if the MCU uses an external
clock source greater than 4 MHz.
When the A/D is operated from the RCCLK while the CPU is running
from another clock source, 3 or 4 machine cycles are used to
synchronize A/D operation. The time can range from a minimum of 3
machine cycles (at the CPU clock rate) + 108 RC clocks to a
maximum of 4 machine cycles (at the CPU clock rate) + 112 RC
clocks.
Example A/D conversion times at various CPU clock rates are
shown in Table 1. In Table 1, maximum times for RCCLK = 1 use an
相關(guān)PDF資料
PDF描述
87N-1000A-0C Signal Conditioner
87N-1000A-0L Signal Conditioner
87N-1000A-0P Signal Conditioner
87N-1000A-0R Signal Conditioner
87N-1000S-4L Signal Conditioner
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
87MCW4MD 制造商:Siemens 功能描述:
87MCW4MF 制造商:Siemens 功能描述:
87MCW4MG 制造商:Siemens 功能描述:
87MCW4MH 制造商:Siemens 功能描述:
87MCW4MJ 制造商:Siemens 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*