- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364542 > 87LPC769 (NXP Semiconductors N.V.) Low power, low price, low pin count(20 pin) microcontroller with 4 kB OTP and 8-bit A/D,and DAC(帶4 kB OTP、8位A/D和D/A轉(zhuǎn)換的低功耗，低價格，少引腳（20引腳）的微控制器) PDF資料下載
參數(shù)資料
| 型號： | 87LPC769 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low power, low price, low pin count(20 pin) microcontroller with 4 kB OTP and 8-bit A/D,and DAC(帶4 kB OTP、8位A/D和D/A轉(zhuǎn)換的低功耗，低價格，少引腳（20引腳）的微控制器) |
| 中文描述： | 低功耗，低價格，低引腳數(shù)（20針）與4 KB的檢察官辦公室和8位A / D，和DAC（帶4 KB的檢察官辦公室，8位微控制器的A / D和的D / A轉(zhuǎn)換的低功耗，低價格，少引腳（20引腳）的微控制器） |
| 文件頁數(shù)： | 25/61頁 |
| 文件大?。?/td> | 275K |
| 代理商： | 87LPC769 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Philips Semiconductors
Preliminary specification
87LPC769
Low power, low price, low pin count (20 pin)
microcontroller with 4 kB OTP 8-bit A/D, and DAC
2000 Apr 26
22
External Interrupt Inputs
The 87LPC769 has two individual interrupt inputs as well as the
Keyboard Interrupt function. The latter is described separately
elsewhere in this section. The two interrupt inputs are identical to
those present on the standard 80C51 microcontroller.
The external sources can be programmed to be level-activated or
transition-activated by setting or clearing bit IT1 or IT0 in Register
TCON. If ITn = 0, external interrupt n is triggered by a detected low
at the INTn pin. If ITn = 1, external interrupt n is edge triggered. In
this mode if successive samples of the INTn pin show a high in one
cycle and a low in the next cycle, interrupt request flag IEn in TCON
is set, causing an interrupt request.
Since the external interrupt pins are sampled once each machine
cycle, an input high or low should hold for at least 6 CPU Clocks to
ensure proper sampling. If the external interrupt is
transition-activated, the external source has to hold the request pin
high for at least one machine cycle, and then hold it low for at least
one machine cycle. This is to ensure that the transition is seen and
that interrupt request flag IEn is set. IEn is automatically cleared by
the CPU when the service routine is called.
If the external interrupt is level-activated, the external source must
hold the request active until the requested interrupt is actually
generated. If the external interrupt is still asserted when the interrupt
service routine is completed another interrupt will be generated. It is
not necessary to clear the interrupt flag IEn when the interrupt is
level sensitive, it simply tracks the input pin level.
If an external interrupt is enabled when the 87LPC769 is put into
Power Down or Idle mode, the interrupt will cause the processor to
wake up and resume operation. Refer to the section on Power
Reduction Modes for details.
SU01372
WAKEUP
(IF IN POWER
DOWN)
EA
(FROM IEN0
REGISTER)
INTERRUPT
TO CPU
IE0
EX0
IE1
EX1
BOD
EBO
KBF
EKB
CM2
EC2
WDT
EWD
ADC
EAD
TF0
ET0
TF1
ET1
RI + TI
ES
ATN
EI2
CM1
EC1
TIMER I INTERRUPT
ETI
Figure 12. Interrupt Sources, Interrupt Enables, and Power Down Wakeup Sources
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 87N-1000A-0C | Signal Conditioner |
| 87N-1000A-0L | Signal Conditioner |
| 87N-1000A-0P | Signal Conditioner |
| 87N-1000A-0R | Signal Conditioner |
| 87N-1000S-4L | Signal Conditioner |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 87MCW4MD | 制造商:Siemens 功能描述: |
| 87MCW4MF | 制造商:Siemens 功能描述: |
| 87MCW4MG | 制造商:Siemens 功能描述: |
| 87MCW4MH | 制造商:Siemens 功能描述: |
| 87MCW4MJ | 制造商:Siemens 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。