- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C862 (Electronic Theatre Controls, Inc.) FireLink USB Dual Controller Quad Port USB PDF資料下載
參數(shù)資料
| 型號： | 82C862 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | FireLink USB Dual Controller Quad Port USB |
| 中文描述： | FireLink雙控制器的USB四口USB |
| 文件頁數(shù)： | 48/51頁 |
| 文件大?。?/td> | 321K |
| 代理商： | 82C862 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁
FireLink USB
82C862
912-2000-030
Revision: 1.0
Page 44
6.3.3 USB AC Timings: Low Speed Source
Sym
Parameter
Min
Max
Unit
Figure
Condition (Notes 1, 2, and 4)
Driver Characteristics
tR
tF
Transition Time:
Rise Time
Fall Time
75
75
300
300
ns
ns
Notes 5 and 6
Min# measured with: CL = 50pF
Max# measured with: CL = 350pF
tRFM
Rise/Fall Time Matching
80
120
%
(tR/tF)
vCRS
Output Signal Crossover Voltage
1.3
2.0
V
Data Source Timings
tDRATE
Low Speed Data Rate
1.4775
1.5225
Mb/s
Average bit rate = 1.5Mb/s ±1.5%
tDDJ1
tDDJ2
Source Differential Driver Jitter,
At Host (Downstream):
To Next Transition
For Paired Transitions
–75
–45
75
45
ns
ns
Notes 7 and 8
tUDJ1
tUDJ2
Source Differential Driver Jitter,
At Function (Upstream):
To Next Transition
For Paired Transitions
–95
–150
95
150
ns
ns
Notes 7 and 8
tEOPT
Source EOP Width
1.25
150
μs
6-5
Note 8
tDEOP
Differential to EOP Transition Skew
–40
100
ns
6-5
Note 8
tUJR1
tUJR2
Receiver Data Jitter Tolerance,
At Host (Upstream):
To Next Transition
For Paired Transitions
–152
–200
152
200
ns
ns
6-6
tDJR1
tDJR2
Receiver Data Jitter Tolerance,
At Function (Downstream):
To Next Transition
For Paired Transitions
–75
–45
75
45
ns
ns
6-6
tEOPR1
tEOPR2
Notes:
1. All voltages measured from the local ground potential, unless otherwise specified.
EOP Width at Receiver:
Must Reject at EOP
Must Accept as EOP
330
675
ns
ns
6-6
Note 8
2. All timings use a capacitive load (CL) to ground of 50pF, unless otherwise specified.
3. Full speed timings have a 1.5 kohm pull-up to 2.8V on the D+ data line.
4. Low speed timings have a 1.5 kohm pull-up to 2.8V on the D– line.
5. Measured from 10% to 90% of the data signal.
6. The rising and falling edges should be smoothly transitioning (monotonic).
7. Timing difference between the differential data signals.
8. Measured at crossover point of differential data signals.
9. The maximum load specification is the maximum effective capacitive load allowed that meets the target hub Vbus
droop of 330mV.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S19 | 576-BIT BIPOLAR RAM (64 X 9) |
| 82S101BYA | 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD |
| 82S100BXA | 1 MSPS, 12-Bit A/D Converter in MSOP-8 or SOIC-8; Package: MSOP; No of Pins: 8; Temperature Range: Industrial |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C86H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Bus Transceiver |
| 82C86H_04 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Bus Transceiver |
| 82C87 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver |
| 82C871(100LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
| 82C871(100QFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。